CN102437733B - Power management circuit - Google Patents
Power management circuit Download PDFInfo
- Publication number
- CN102437733B CN102437733B CN201110392279.9A CN201110392279A CN102437733B CN 102437733 B CN102437733 B CN 102437733B CN 201110392279 A CN201110392279 A CN 201110392279A CN 102437733 B CN102437733 B CN 102437733B
- Authority
- CN
- China
- Prior art keywords
- resistance
- overriding
- reference voltage
- trims
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Control Of Voltage And Current In General (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a power supply management circuit, comprising a reference voltage generation circuit capable of trimming and a plurality of power switching circuits capable of trimming, wherein the reference voltage generation circuit capable of trimming is used for generating a reference voltage; the reference voltage generation circuit capable of trimming comprises a first trimming unit and is used for trimming the reference voltage through the internal first trimming unit; each power switching circuit capable of trimming is used for generating an output voltage based on the reference voltage; and each power switching circuit capable of trimming comprises a second trimming unit and is used for trimming the output voltage through the internal second trimming unit. Compared with the prior art, the reference voltage generation circuit capable of trimming is shared by a plurality of power channels in the invention to reduce the quantity of required trimming units, thereby reducing the quantity of required trimming voltage points. Therefore, the trimming voltage points and bonding points are conveniently arranged at the edges of a chip so that the trimming voltage points are prevented from being arranged at the inner side of the chip.
Description
[technical field]
The present invention relates to Power Management Design field, particularly relate to a kind of electric power management circuit.
[background technology]
For the power management chip of integrated multipath power channel, may face the management to multiple power supplies and trim respectively, to guarantee that every road output voltage all reaches high accuracy.Please refer to shown in Fig. 1, it is for having the circuit diagram of the electric power management circuit of multiple power supplies passage in prior art.Each power path in described electric power management circuit adopts an independently band-gap reference circuit.Described electric power management circuit comprises first via power channel and the second tunnel power channel, and wherein first via power channel is similar with the circuit structure of the second tunnel power channel.Take the first power path as example, and it comprises band-gap reference circuit Bandgap1, trimming resistors string 110, low difference voltage regulator LDO (Low DropOut Regulator) 1.The node that one end of described trimming resistors string 110 is connected with the output of band-gap reference circuit Bandgap1 and the input of low difference voltage regulator LDO1 is connected, its other end ground connection.Wherein said band-gap reference circuit Bandgap1 produces reference current, and this electric current produces reference voltage V R1 on resistance string 110, and low difference voltage regulator LDO1 is according to the very strong electric power output voltage VO1 of described reference voltage V R1 output driving force.Different according to the required precision of the output voltage of every road power channel, to trimming figure place, to trim the demand of unit number also different.For example, if the required precision of output voltage VO of every road power channel is +/-2%,, for standard CMOS process, for most of chips are all calibrated to this precision, conventionally need five and trim position, corresponding five trim unit.Trimming resistors string 110 in the first power channel in Fig. 1 comprise successively series connection resistance R 1a, trim resistance R 11, trim resistance R 12, trim resistance R 13, trim resistance R 14 and trim resistance R 15, and with trim resistance R 11, trim resistance R 12, trim resistance R 13, trim resistance R 14 and trim resistance R 15 fuse F11, fuse F12, fuse F13, fuse F14 and fuse F15 in parallel respectively, wherein fuse F11, fuse F12, fuse F13, fuse F14 and fuse F15 are for trimming unit.During On-Wafer Measurement, measure the magnitude of voltage of electric power output voltage VO1, calculate the difference with desired value, then fuse F11 to F15 is carried out to selectivity fusing, blow out fuse can cause trimming resistors string 110 resistance values to increase, thereby cause reference voltage VR1 to increase, and then realize the calibration of VO1 voltage (or trimming).The process that trims of other power channel similarly.This method simplicity of design, only needs simple copy circuit to realize.
But, because every road power channel all needs much to trim unit and a lot of pressure point for trimming.These pressure points encapsulate the pressure welding point structural similarity of bonding gold thread in domain with use, but its area is little compared with pressure welding point conventionally, during On-Wafer Measurement, adopt probe to contact them, then two adjacent trimming, between pressure point, apply certain voltage and produce large electric current, thereby by fuse opening, produce and trim effect.Because multiple power supplies passage will trim respectively, causing the power management chip of integrated multipath power channel, needed always to trim pressure point quite a lot of, and test environment conventionally requires to encapsulate the pressure welding point of bonding and trims pressure point and all needs to be arranged on the edge of chip surrounding, in order to avoid when test traveling probe cause chip to scratch, affect yield.But when required pressure welding point with trim pressure point number when too many, may cause required all pressure points and pressure welding point cannot all be arranged on the edge of chip, this phenomenon is very serious in multiple-output electric power managing chip.
Therefore, be necessary to propose a kind of improved technical scheme and solve the problems referred to above.
[summary of the invention]
The object of the present invention is to provide a kind of electric power management circuit, its can reduce need trim unit and the pressure point for trimming.
To achieve these goals, the present invention proposes a kind of electric power management circuit, it comprises: overriding generating circuit from reference voltage and some overriding power-switching circuits, described overriding generating circuit from reference voltage produces reference voltage, described overriding generating circuit from reference voltage includes first and trims unit, and it trims unit by first in it described reference voltage is trimmed; Each overriding power-switching circuit produces output voltage based on described reference voltage, and each overriding power-switching circuit includes second and trims unit, and it trims unit by second in it described output voltage is trimmed.
In a further embodiment, described overriding generating circuit from reference voltage comprises generating circuit from reference voltage, the first overriding bleeder circuit and operational amplifier, and described generating circuit from reference voltage produces reference voltage; The first overriding bleeder circuit carries out dividing potential drop and exports the first branch pressure voltage described reference voltage, described first trims unit is positioned at the first overriding bleeder circuit, and the first overriding bleeder circuit trims unit by first in it this first branch pressure voltage is trimmed; The first branch pressure voltage described in an input termination of described operational amplifier, another its output of input termination, described output is exported described reference voltage.
In a further embodiment, the first overriding bleeder circuit comprises that being connected on first between described reference voltage and ground trims resistance, two the first divider resistances, node between two the first divider resistances provides described the first branch pressure voltage, and described first trims resistance and first, and to trim unit in parallel.
In a further embodiment, described overriding generating circuit from reference voltage also comprises the first bipolar transistor, the second bipolar transistor, the first resistance, the second resistance, the 3rd resistance, the 4th resistance, operational amplifier, first trims resistance, first trims resistance, the first resistance, the second resistance, the 3rd resistance and the first bipolar transistor are connected successively, the base stage of the first bipolar transistor is connected with its collector electrode, the 4th resistance is connected successively with the second bipolar transistor, the base stage of the second bipolar transistor is connected with its collector electrode, the other end of the 4th resistance is connected with the intermediate node of the second resistance with the first resistance, an intermediate node of inputting termination the 4th resistance and the second bipolar transistor of described operational amplifier, another input termination second resistance of described operational amplifier and the intermediate node of the 3rd resistance, the output of described operational amplifier is connected with described first other end that trims resistance, the output of described operational amplifier is exported described reference voltage, described first trims resistance and described first, and to trim unit in parallel.
In a further embodiment, first trims resistance comprises a plurality of of mutual series connection, each first trim resistance with one first to trim unit in parallel.
In a further embodiment, each overriding power-switching circuit comprises the second overriding bleeder circuit and power-switching circuit, the second overriding bleeder circuit carries out dividing potential drop and exports the second branch pressure voltage the reference voltage of described overriding generating circuit from reference voltage output, described second trims unit is positioned at the second overriding bleeder circuit, and the second overriding bleeder circuit trims unit by second in it this second branch pressure voltage is trimmed; Described power-switching circuit produces described output voltage based on described the second branch pressure voltage.
In a further embodiment, the second overriding bleeder circuit comprises that being connected on second between described reference voltage and ground trims resistance, two the second divider resistances, node between two the second divider resistances provides described the second branch pressure voltage, and described second trims resistance and second, and to trim unit in parallel.
In a further embodiment, second trims resistance comprises a plurality of of mutual series connection, each second trim resistance with one second to trim unit in parallel.
At one, further in embodiment, second in each power-switching circuit trims resistance and all directly connects described reference voltage.
Compared with prior art, in the present invention by making a plurality of power channel share overriding generating circuit from reference voltage, so just reduced the required unit number that trims, thereby reduced the required pad numbers that trims, and then convenient will trim pressure point and pressure welding point and be arranged in the edge of chip, avoided trimming pressure point and be arranged in the inner side of chip.
[accompanying drawing explanation]
In order to be illustrated more clearly in the technical scheme of the embodiment of the present invention, below the accompanying drawing of required use during embodiment is described is briefly described, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skills, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.Wherein:
Fig. 1 has the circuit diagram of the electric power management circuit of multiple power supplies passage in prior art;
Fig. 2 is the electric power management circuit with multiple power supplies passage in the present invention circuit diagram in one embodiment;
Fig. 3 is overriding generating circuit from reference voltage in Fig. 2 circuit diagram in one embodiment;
Fig. 4 is overriding generating circuit from reference voltage in Fig. 2 circuit diagram in another embodiment; With
Fig. 5 is the electric power management circuit with multiple power supplies passage in the present invention circuit diagram in another embodiment.
[embodiment]
For above-mentioned purpose of the present invention, feature and advantage can be become apparent more, below in conjunction with the drawings and specific embodiments, the present invention is further detailed explanation.Except special instruction, the word that " connection " herein, " joining ", " being connected to ", " connecing " etc. relate to electric connection all can represent direct or indirect electric connection." some ", " a plurality of " herein represent two or more.
Alleged " embodiment " or " embodiment " refers to special characteristic, structure or the characteristic that can be contained at least one implementation of the present invention herein.Different local in this manual " in one embodiment " that occur not all refer to same embodiment, neither be independent or the embodiment mutually exclusive with other embodiment optionally.
The voltage VO exporting due to the power channel in electric power management circuit is forbidden to consist of two kinds of reasons: the one, by generating circuit from reference voltage, caused, and the reference voltage VR of its output itself, because technique produces deviation, causes there are differences between chip; The 2nd, by power-switching circuit (as the error amplifier in low difference voltage regulator LDO), caused, its output voltage VO, because technique produces deviation, causes there are differences between chip.Therefore, the electric power management circuit providing in the present invention comprises: overriding generating circuit from reference voltage and some overriding power-switching circuits, the corresponding power channel of each overriding power-switching circuit.Described overriding generating circuit from reference voltage produces reference voltage VR, and described overriding generating circuit from reference voltage includes first and trims unit, and it trims unit by first in it described reference voltage VR is trimmed.Each overriding power-switching circuit produces output voltage VO based on described reference voltage VR, and each overriding power-switching circuit includes second and trims unit, and it trims unit by second in it described output voltage VO is trimmed.Like this, utilize first to trim unit reference voltage VR is carried out after coarse adjustment, recycle second and trim unit the output voltage VO of each power channel is carried out to accurate adjustment, thereby realized the accurate adjustment to each power channel.In addition, due to the coarse adjustment of reference voltage VR for all power channel, the total number that trims unit therefore needing will reduce.
Please refer to shown in Fig. 2, it is the circuit diagram in one embodiment of the electric power management circuit with multiple power supplies passage in the present invention.Described electric power management circuit comprises overriding generating circuit from reference voltage 210 and two overriding power-switching circuits 220.In this embodiment, only show two power channel, obviously, can have in other embodiments three or more power channel.
Please refer to shown in Fig. 3, it is overriding generating circuit from reference voltage 210 in Fig. 2 circuit diagram in one embodiment.Described overriding generating circuit from reference voltage 210 comprises the overriding bleeder circuit 212 of generating circuit from reference voltage 211, first and operational amplifier OP1.
Described generating circuit from reference voltage 211 produces reference voltage.212 pairs of described reference voltages of the first overriding bleeder circuit carry out dividing potential drop and export the first branch pressure voltage VA, described first trims unit is positioned at the overriding bleeder circuit of the first overriding bleeder circuit 212, the first and by first in it, trims unit this first branch pressure voltage VA is trimmed.In the present embodiment, described the first overriding bleeder circuit 212 comprises the resistance R aa being connected between described reference voltage and ground, first trims resistance R b1 and Rb2, the first divider resistance Rb4 and Rb5, and two first to trim unit be fuse Fb1 and Fb2, fuse Fb1 is in parallel with the first divider resistance Rb2, and fuse Fb2 is in parallel with the first divider resistance Rb2, and the node between the first divider resistance Rb4 and Rb5 provides described the first branch pressure voltage VA.The normal phase input end of described operational amplifier OP1 meets described the first branch pressure voltage VA, and its negative-phase input connects its output, and described output is exported described reference voltage VR.
By whether selecting blow out fuse Fb1 and Fb2, make described the first overriding bleeder circuit 212 obtain different dividing potential drop ratios, thereby change the magnitude of voltage of branch pressure voltage VA and reference voltage VR, described reference voltage VR is trimmed.
Please refer to shown in Fig. 4, it is overriding generating circuit from reference voltage 210 in Fig. 2 circuit diagram in another embodiment.
Described overriding generating circuit from reference voltage 210 comprises the first bipolar transistor PNP1, the second bipolar transistor PNP2, the first resistance R c1, the second resistance R c2, the 3rd resistance R c3, the 4th resistance R c4, operational amplifier OP2, first trims resistance R b1 and Rb2, and two first to trim unit be fuse Fb1 and Fb2.First trims resistance R b1 and Rb2, and the first resistance R c1, the second resistance R c2, the 3rd resistance R c3 and the first bipolar transistor PNP1 connect successively, and the base stage of the first bipolar transistor PNP1 is connected with its collector electrode and ground connection.The 4th resistance R c4 connects successively with the second bipolar transistor PNP2, and the base stage of the second bipolar transistor PNP2 is connected with its collector electrode and ground connection, and the other end of the 4th resistance R c4 is connected with the intermediate node of the second resistance R c2 with the first resistance R c1.The normal phase input end of described operational amplifier OP2 connects the intermediate node of the 4th resistance R c4 and the second bipolar transistor PNP2, its negative-phase input connects the intermediate node of the second resistance R c2 and the 3rd resistance R c3, its output is connected with described first other end that trims resistance R b1, its output is exported described reference voltage VR, fuse Fb1 is in parallel with the first divider resistance Rb2, and fuse Fb2 is in parallel with the first divider resistance Rb2.Described overriding generating circuit from reference voltage 210 produces compared with reference voltage principle is as follows accurately: the emitter area of the first bipolar transistor PNP1 is larger than the emitter area of the second bipolar transistor PNP2, and the resistive arrangement of the second resistance R c2 and the 4th resistance R c4 is for equating.Because the voltage that operational amplifier OP2 meets its positive negative-phase input by adjustment equates, the other end because of the second resistance R c2 and the 4th resistance R c4 links together again, so the voltage drop on the second resistance R c2 and the 4th resistance R c4 is equal, the electric current on the second resistance R c2 and the 4th resistance R c4 equates.According to the current-voltage characteristic of bipolar transistor, the emitter base voltage of bipolar transistor PNP1 and PNP2 is poor is positive temperature coefficient, and the poor voltage drop equaling on the 3rd resistance R c3 of both emitter base voltages, again because the electric current on the second resistance R c2 equals the electric current on the 3rd resistance R c3, so the voltage drop on the second resistance R c2 is also positive temperature coefficient.Electric current on the first resistance R c1 equals electric current on the second resistance R c2 and the electric current sum on the 4th resistance R c4, and equals the twice of the electric current on the second resistance R c2.So the voltage drop of the first resistance R c1 is also identical positive temperature coefficient.Cause like this reference voltage VR node to reduce to positive temperature coefficient to the voltage of operational amplifier OP2 normal phase input end, and the emitter base voltage of the second bipolar transistor PNP2 is negative temperature coefficient, these two voltage sums equal the voltage of node reference voltage VR, the voltage of zero-temperature coefficient can be realized by suitable resistance ratio, the temperature compensation principle of Here it is band gap reference.By selectivity blow out fuse Fb1 and Fb2, thereby realize the reference voltage VR that output temperature compensates, i.e. output is reference voltage VR more accurately.Fig. 4 compares with Fig. 3 and can save an operational amplifier.Generating circuit from reference voltage inside in Fig. 3 generally also needs operational amplifier.And in Fig. 4 there is stronger driving force in operational amplifier OP2 output, so can directly export the reference voltage that drives VR node.In another embodiment, described bipolar transistor can be also NPN type.Embodiment in Fig. 4 has adopted band gap reference implementation, but obviously, the present invention also goes for other various a reference source implementations, as the implementation of the depletion type based on mos field effect transistor (MOSFET) or enhancement mode band gap reference.
Overriding generating circuit from reference voltage in Fig. 3 and Fig. 4 all comprise two mutually series winding first trim resistance, and corresponding with it two first trim unit.According to the requirement to described reference voltage precision, described first trims resistance can comprise the more of mutual series connection, each first trim resistance with one first to trim unit in parallel.
Each overriding power-switching circuit 220 in Fig. 2 produces output voltage VO based on described reference voltage VR, wherein each overriding power-switching circuit 220 comprises the second overriding bleeder circuit 221 and power-switching circuit 222, the reference voltage VR of the described overriding generating circuit from reference voltage output of the second 221 pairs of overriding bleeder circuits carries out dividing potential drop and exports the second branch pressure voltage VB, described second trims unit is positioned at the second overriding bleeder circuit 221, the second overriding bleeder circuit 221 trims unit by second in it this second branch pressure voltage VB is trimmed, described power-switching circuit 222 produces described output voltage VO based on described the second branch pressure voltage VB, and in this embodiment, described power-switching circuit 222 is low difference voltage regulator, is labeled as respectively LDO1 and LDO2.
Described second trims bleeder circuit 221 comprises the resistance R 1a being connected between described reference voltage VR and ground, second trims resistance R 11, R12 and R13, the second divider resistance R14 and R15, and second to trim unit be fuse F11, F12 and F13, second trims resistance R 11 and fuse F11 parallel connection, second trims resistance R 12 and fuse F12 parallel connection, second trims resistance R 13 and fuse F13 parallel connection, and the node between the second divider resistance R14 and the second divider resistance R15 provides described the second branch pressure voltage VB1.Low difference voltage regulator LDO1 produces output voltage VO 1 based on described the second branch pressure voltage VB1.By whether selecting blow out fuse F11, F12 and F13, make described the second overriding bleeder circuit obtain different dividing potential drop ratios, thereby change the second branch pressure voltage VB1, and then change described output voltage VO 1.
Same, by whether selecting blow out fuse F21, F22 and F23, thereby can change the second branch pressure voltage VB2, and then change described output voltage VO 2.
In the present embodiment, the second overriding bleeder circuit 221 comprise three mutually series winding second trim resistance, and corresponding with it three second trim unit.According to the requirement to described output voltage VO precision, described second trims resistance can comprise 2,4 or more of mutual series connection, each second trim resistance with one second to trim unit in parallel.
In Fig. 2, described electric power management circuit comprises the first power channel that overriding generating circuit from reference voltage and the first overriding power-switching circuit form, and the second source passage of overriding generating circuit from reference voltage and the second overriding power-switching circuit composition.Fig. 2 and follow-up legend are only described the example of two power channel, but the obvious principle of the invention is also applicable to the situation of more power channel.
During On-Wafer Measurement, can first test all shared reference voltage VRGe road power channel output voltage VO, then convert out the magnitude of voltage of respectively corresponding reference voltage VR, and ask the mean value of these VR magnitudes of voltage.Then according to this mean value calculation, go out the data that trim that described overriding generating circuit from reference voltage is trimmed, and described reference voltage VR is trimmed, this process can regard that Dui Ge road output voltage VO carries out coarse adjustment as.After coarse adjustment, measure again the output voltage VO of each power channel, then according to this output voltage VO, calculate the data that trim that this overriding voltage conversion circuit is trimmed, and the output voltage VO of its output is trimmed, this process can regard that Dui Ge road electric power output voltage VO carries out accurate adjustment as.Known in conjunction with Fig. 2 and Fig. 3 or Fig. 2 and Fig. 4, described overriding generating circuit from reference voltage comprises that two trim unit.Each overriding low-voltage difference voltage regulator LDO comprises that three trim unit.For two-way power supply output in prior art, need 10 and trim unit, and the present invention only needs 8 to trim unit, saves 2 and trims unit, for the situation that more multichannel is exported, the number of unit that trims of saving can be more.
Please refer to shown in Fig. 5, it is the circuit diagram in another embodiment of the electric power management circuit with multiple power supplies passage in the present invention.
The difference of itself and Fig. 2 is: resistance R 1a and R2a by change to trim resistance below, simultaneously second in the first overriding power-switching circuit trims resistance R 11 and trims resistance R 21 with second in the second overriding power supply changeover device and be all directly connected described reference voltage VR, and this mode is saved and more trimmed pressure point than Fig. 2.Conventionally each trims unit needs two and trims pressure point, when trimming after cell position by modifications, can realize trimming unit F 11 and trimming unit F 21 and share one and trim pressure point, because trim unit F 11 and trim a public connecting end of unit F 21 existence.During in conjunction with overriding generating circuit from reference voltage in Fig. 4, in like manner, trim unit F 11 can also with Fig. 4 in trim unit F b1 and share one and trim pressure point because they exist a public connecting end, thereby save, more trim pressure point.
The present invention is with fuse as trimming unit, but inventive concept can be applied to other, as Zener diode etc., other trim the implementation of unit.In addition, low dropout regulator LDO (Low DropOut Regulator) has been described in the present invention for example, but can be in fact also other power modules, as booster type DC-to-DC converter or voltage descending DC-DC converter or charge-pump type power module.
Principle of the present invention is by overriding generating circuit from reference voltage and some overriding power-switching circuits, realizes the output voltage of multiple power supplies passage is managed.Reduced so the required unit number that trims, thereby reduced the required pad numbers that trims, and then conveniently will trim pressure point and pressure welding point and be arranged in the edge of chip, avoided trimming pressure point and be arranged in the inner side of chip.
Above-mentioned explanation has fully disclosed the specific embodiment of the present invention.It is pointed out that being familiar with any change that person skilled in art does the specific embodiment of the present invention does not all depart from the scope of claims of the present invention.Correspondingly, the scope of claim of the present invention is also not limited only to previous embodiment.
Claims (8)
1. an electric power management circuit, is characterized in that, it comprises: overriding generating circuit from reference voltage and some overriding power-switching circuits,
Described overriding generating circuit from reference voltage produces reference voltage, and described overriding generating circuit from reference voltage includes first and trims unit, and it trims unit by first in it described reference voltage is trimmed;
Each overriding power-switching circuit produces output voltage based on described reference voltage, and each overriding power-switching circuit includes second and trims unit, and it trims unit by second in it described output voltage is trimmed,
Each overriding power-switching circuit comprises the second overriding bleeder circuit and power-switching circuit,
The second overriding bleeder circuit carries out dividing potential drop and exports the second branch pressure voltage the reference voltage of described overriding generating circuit from reference voltage output, described second trims unit is positioned at the second overriding bleeder circuit, and the second overriding bleeder circuit trims unit by second in it this second branch pressure voltage is trimmed;
Described power-switching circuit produces described output voltage based on described the second branch pressure voltage.
2. electric power management circuit according to claim 1, is characterized in that, described overriding generating circuit from reference voltage comprises generating circuit from reference voltage, the first overriding bleeder circuit and operational amplifier,
Described generating circuit from reference voltage produces reference voltage;
The first overriding bleeder circuit carries out dividing potential drop and exports the first branch pressure voltage described reference voltage, described first trims unit is positioned at the first overriding bleeder circuit, and the first overriding bleeder circuit trims unit by first in it this first branch pressure voltage is trimmed;
The first branch pressure voltage described in an input termination of described operational amplifier, another its output of input termination, described output is exported described reference voltage.
3. electric power management circuit according to claim 2, it is characterized in that, the first overriding bleeder circuit comprises that being connected on first between described reference voltage and ground trims resistance, two the first divider resistances, node between two the first divider resistances provides described the first branch pressure voltage, and described first trims resistance and first, and to trim unit in parallel.
4. electric power management circuit according to claim 1, it is characterized in that, described overriding generating circuit from reference voltage also comprises that the first bipolar transistor, the second bipolar transistor, the first resistance, the second resistance, the 3rd resistance, the 4th resistance, operational amplifier, first trim resistance
First trims resistance, the first resistance, the second resistance, the 3rd resistance and the first bipolar transistor connects successively, and the base stage of the first bipolar transistor is connected with its collector electrode,
The 4th resistance is connected successively with the second bipolar transistor, the base stage of the second bipolar transistor is connected with its collector electrode, the other end of the 4th resistance is connected with the intermediate node of the second resistance with the first resistance, an intermediate node of inputting termination the 4th resistance and the second bipolar transistor of described operational amplifier, another input termination second resistance of described operational amplifier and the intermediate node of the 3rd resistance, the output of described operational amplifier is connected with described first other end that trims resistance, the output of described operational amplifier is exported described reference voltage
Described first trims resistance and described first, and to trim unit in parallel.
5. according to the electric power management circuit described in claim 3 or 4, it is characterized in that, first trims resistance comprises a plurality of of mutual series connection, each first trim resistance with one first to trim unit in parallel.
6. electric power management circuit according to claim 1, it is characterized in that, the second overriding bleeder circuit comprises that being connected on second between described reference voltage and ground trims resistance, two the second divider resistances, node between two the second divider resistances provides described the second branch pressure voltage, and described second trims resistance and second, and to trim unit in parallel.
7. electric power management circuit according to claim 6, is characterized in that, second trims resistance comprises a plurality of of mutual series connection, each second trim resistance with one second to trim unit in parallel.
8. electric power management circuit according to claim 7, is characterized in that, second in each power-switching circuit trims resistance and all directly connect described reference voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110392279.9A CN102437733B (en) | 2011-12-01 | 2011-12-01 | Power management circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110392279.9A CN102437733B (en) | 2011-12-01 | 2011-12-01 | Power management circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102437733A CN102437733A (en) | 2012-05-02 |
| CN102437733B true CN102437733B (en) | 2014-01-22 |
Family
ID=45985646
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110392279.9A Active CN102437733B (en) | 2011-12-01 | 2011-12-01 | Power management circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102437733B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107153442A (en) * | 2016-03-02 | 2017-09-12 | 上海南麟电子股份有限公司 | It is a kind of to exhaust pipe reference circuit with what impedance was adjusted |
| CN108693913A (en) * | 2018-05-21 | 2018-10-23 | 上海华力集成电路制造有限公司 | The current generating circuit of temperature coefficient adjustable section |
| CN110380731B (en) * | 2019-07-25 | 2022-05-13 | 上海类比半导体技术有限公司 | Digital-analog conversion circuit |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201146462Y (en) * | 2008-01-10 | 2008-11-05 | 晨星半导体股份有限公司 | Voltage generating circuit |
| CN202384997U (en) * | 2011-12-01 | 2012-08-15 | 无锡中星微电子有限公司 | Power supply management circuit |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100917976B1 (en) * | 2007-12-13 | 2009-09-18 | 주식회사 에이디텍 | Power supply for multiple output voltages |
-
2011
- 2011-12-01 CN CN201110392279.9A patent/CN102437733B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201146462Y (en) * | 2008-01-10 | 2008-11-05 | 晨星半导体股份有限公司 | Voltage generating circuit |
| CN202384997U (en) * | 2011-12-01 | 2012-08-15 | 无锡中星微电子有限公司 | Power supply management circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102437733A (en) | 2012-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10627842B2 (en) | Lossless current balancing and sharing between paralleled linear voltage regulators | |
| CN102801300B (en) | Primary-side feedback controlled switching power line loss compensating system and method | |
| CN101958542B (en) | Method for intelligently balancing load among modules in communication power-supply system | |
| CN102958236B (en) | Current control circuit and light emitting diode driver as well as manufacturing method thereof | |
| CN102437733B (en) | Power management circuit | |
| CN103534820B (en) | Light emitting element drive circuit | |
| US6583608B2 (en) | Voltage/current controller device, particularly for interleaving switching regulators | |
| US6480367B2 (en) | Dual-switching and dual-linear power controller chip | |
| CN104300792A (en) | A current detection circuit and an electric current loop control circuit comprising the current detection circuit | |
| CN202384997U (en) | Power supply management circuit | |
| CN203491904U (en) | Power supply tool | |
| CN104635829A (en) | Power-switching circuit and voltage-switching method | |
| CN109725673B (en) | Fully-integrated multi-output stacked low-dropout linear voltage regulator | |
| CN109327141A (en) | A kind of wide-range voltage and High-current output method and power-supply system | |
| US11943853B2 (en) | Full voltage sampling circuit, driving chip, LED driving circuit and sampling method | |
| US6686726B1 (en) | Tracking or independent output voltage adjustment for multiple output supplies | |
| Guo et al. | Highly efficient fully integrated multivoltage-domain power management with enhanced PSR and low cross-regulation | |
| CN209072343U (en) | A kind of wide-range voltage and High-current output power-supply system | |
| US20140285115A1 (en) | Multi-channel driver and illuminating device | |
| CN105471045A (en) | Multivoltage rapid charging circuit and multivoltage rapid charging integrated chip | |
| CN102622957B (en) | Multichannel LED constant current source driving circuit based on MOSFET of linear region with constant grid voltage | |
| CN218099460U (en) | Power chip testing device | |
| CN207516773U (en) | VOA driving circuits | |
| CN219459337U (en) | LED lamp control circuit with current feedback | |
| CN211930517U (en) | High-power supply |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 214028 Jiangsu New District of Wuxi, Taihu international science and Technology Park Jia Qing 530 building 10 layer Patentee after: WUXI ZHONGGAN MICROELECTRONIC CO., LTD. Address before: 214028 Jiangsu New District of Wuxi, Taihu international science and Technology Park Jia Qing 530 building 10 layer Patentee before: Wuxi Vimicro Co., Ltd. |