CN102420964A - Real-time high definition video transmitter - Google Patents
Real-time high definition video transmitter Download PDFInfo
- Publication number
- CN102420964A CN102420964A CN2011103917926A CN201110391792A CN102420964A CN 102420964 A CN102420964 A CN 102420964A CN 2011103917926 A CN2011103917926 A CN 2011103917926A CN 201110391792 A CN201110391792 A CN 201110391792A CN 102420964 A CN102420964 A CN 102420964A
- Authority
- CN
- China
- Prior art keywords
- data
- video
- real
- module
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Image Input (AREA)
Abstract
The invention relates to a real-time high definition video transmitter. Since a present transmitter is restricted by speed and capacity, generally the present transmitter does not support transmission of a full high definition video and only has a function of sending a video, and corresponding processing is carried out according to a video output requirement. The real-time high definition video transmitter comprises an Ethernet interface module, a data storage module, a data output and conversion module, a video interface, and a central control module. Video data sent by a switch is transmitted to a data processing module through the Ethernet interface module. According to an instruction transmitted by the central control module, the data processing module processes the video data and transmits the video data to the data storage module. After being converted by the data output and conversion module, the video data finally is sent to a display terminal through the video interface. The real-time high definition video transmitter can support transmission of 1080P full high definition video data at the most so as to satisfy requirements of different types of data reception terminals.
Description
Technical field
The invention belongs to electronic technology field, relate to a kind of real-time HD video data transmitter.
Background technology
Video transmitter is an indispensable part during design, the research and development of present processing system for video are produced.Difference by signal input interface can be divided into, S terminal (S-Video), component vide interface (3RCA), bnc interface, RCN interface, VGA interface, DVI interface, HDMI interface.
Existing transmitter is not generally supported the transmission of full HD video, and is only had the function of the transmission of video owing to receive the restriction of speed and capacity, handles
accordingly according to video output request.
Summary of the invention
The technical problem that the present invention solved provides a kind of real-time transmission of HD video; Can support the video transmitter of high-definition video signal; Its transmission speed is fast; And can support the output of multi-channel video signal as an output node in the video matrix, effectively solve the real-time HD video transmitter of existing video transmitter the problem of high definition high-speed video transmission.
For solving above-mentioned technical problem, the technical scheme that the present invention adopts is:
A kind of real-time HD video data transmitter, its special character is: comprise ethernet module, data memory module, data output modular converter, video interface, central control module; The video data that switch sends over is transferred to data processing module through ethernet interface module; The video Data Transmission of data processing module after according to the instruction process of central control module transmission is to data memory module, and the conversion through data output modular converter sends to display terminal through video interface at last again.
Above-mentioned data memory module comprises input data buffer storage unit, data buffering memory cell, dateout buffer unit, and data memory module is connected and composed by input data buffer storage unit, data buffering memory cell, dateout buffer unit successively.
Above-mentioned input data buffer storage unit, the circuit chip of data buffering memory cell are the xc6slx45 of the Spartan6 of Xilinx company series.
The chip of above-mentioned data memory module is MT47H64M16HR.
The circuit chip of above-mentioned Ethernet interface control module is 88E1111.
Above-mentioned video source interface is the DVI interface.
The circuit chip of above-mentioned data output modular converter is the TFP410 of TI company.
Above-mentioned video source interface is the HDMI interface.
The circuit chip of above-mentioned data output modular converter is TMDS141.
The present invention has following advantage and effect with respect to traditional video transmitter:
1, the highest support can reach the transmission of the full HD video data of 1080P, to satisfy the demand of various different types of data receiving terminals.
2, support real time video signals transmission and processing.
3, support multi-multipoint matrix planning video output interface.
Description of drawings
Fig. 1 is a theory diagram of the present invention;
Fig. 2 is ethernet module circuit theory diagrams of the present invention;
Fig. 3 is data memory module circuit theory diagrams of the present invention;
Fig. 4 is a central control module flow chart of the present invention.
Embodiment
Below in conjunction with accompanying drawing the present invention is further elaborated:
Referring to Fig. 1, the Ethernet interface control module that the present invention connects successively, data processing module, data memory module, data output modular converter and central control module.Wherein the Ethernet interface control module is responsible for the transmission with video data of communicating by letter between native system and other node.Look data memory module and comprise input data buffer storage unit, data buffering memory cell, dateout buffer unit.Input data buffer storage unit, data buffering memory cell can guarantee the correct transmission of the intermodular data of friction speed.The data buffering memory cell is used for storing the video data that sends over from other node.Reach the data volume of setting when video data after, through the decoding of data output modular converter, video data is transformed to the vision signal output that is suitable for corresponding interface.
Referring to Fig. 2, ethernet interface module, it is the communication interface of whole device, is used for the mutual of implement device and PC control messages, also is the data transmission interface of system, is used for the transmission of the video data between device and other video node.The PHY chip that ethernet interface module adopts is 88E1111, uses the full duplex mode of operation, and Adaptive Transmission speed is supported the transmission speed of the highest 1G.
Referring to Fig. 3, data memory module comprises input data buffer unit, data storage cell and data output buffer unit.Data memory module mainly adopts DDR2 to realize that its operating frequency is different with pixel clock frequency, thereby between input modular converter and data memory module, will add the integrality that the input data buffer unit guarantees data.Wherein output/data output buffer unit adopts the inner dual port RAM of FPGA to realize.The data buffering memory cell adopts DDR2 to realize that it is whole key for design.The storage buffering of data is the problems that can run into usually in the signal processing.The buffering of vision signal, because its data volume is big, feasible capacity and speed to memory has all proposed to compare higher requirement.When the ultimate resolution of system works at 1 600 * 1 20060 Hz; Storing the required capacity of frame data is d0=1 600 * 1 200 * 3 B=5.49 MB; The data transfer rate of this moment is d=d0 * 60=329.59 MB/s, and this requires memory to have big capacity and enough fast speed.Adopting the ping-pong operation of DDR2 both can satisfy the jumbo requirement of video data, can satisfy the requirement on the speed again, is a kind of scheme preferably.
The circuit chip of above-mentioned central control module is the xc6slx45 of the Spartan6 of Xilinx company series.
Above-mentioned input data buffer storage unit, the circuit chip of data buffering memory cell are the xc6slx45 of the Spartan6 of Xilinx company series.
The chip of above-mentioned data memory module is MT47H64M16HR.
The circuit chip of above-mentioned Ethernet interface control module is 88E1111.
Above-mentioned data output modular converter, when the video source interface was the DVI interface, its circuit chip was the TFP410 of TI company.It is 4 road serial signals that data output modular converter is used for 24 parallel-by-bit data transaction, and the chip that uses is TFP410, the pixel clock of the highest 165 MHz of this chip support, the i.e. resolution of corresponding 1 600 * 1 20060 Hz.When the video source interface was the HDMI interface, the chip that data output modular converter uses was TMDS141, and this chip is supported the signal transfer rate of 2.5Gbps, supports the resolution of 1080P.The video Data Transmission phase, transmit the video pixel signal on the HDMI data wire, vision signal is through coding, and (i.e. 3 TMDS data message passages, 8 on every road) totally 24 the video data stream that generates 3 tunnel is input in the HDMI reflector.The vision signal of 24 pixels is through the transition minimized differential signaling channel transfer; Convert the signal encoding of 8 in every passage into 10; Transmit a minimized burst in each 10 pixel clock cycle; Vision signal is modulated to the data-signal that minimizes the transmission difference and sends out, and in recipient, receives at last.The data that receive will write the video data memory module.
Referring to Fig. 4, central controller adopts the embedded system Microblaze based on FPGA, mainly is responsible for each block configuration; Control each module operating state, the analysis of PC control message, control data processing method; The video data source number is sent this machine operating state.After system powered on, central controller was at first accomplished DDR, ethernet controller, and the configuration of other peripheral hardwares.Wait for host computer message then.When receiving PC control message, central controller can be analyzed control messages, confirms number of videos source number, Video processing mode and video output number and position.Message after will analyzing again is sent to function corresponding.
Claims (9)
1. a real-time HD video data transmitter is characterized in that: comprise ethernet module, data memory module, data output modular converter, video interface, central control module; The video data that switch sends over is transferred to data processing module through ethernet interface module; The video Data Transmission of data processing module after according to the instruction process of central control module transmission is to data memory module, and the conversion through data output modular converter sends to display terminal through video interface at last again.
2. a kind of real-time HD video data transmitter according to claim 1; It is characterized in that: described data memory module comprises input data buffer storage unit, data buffering memory cell, dateout buffer unit, and data memory module is connected and composed by input data buffer storage unit, data buffering memory cell, dateout buffer unit successively.
3. a kind of real-time HD video data transmitter according to claim 1 and 2 is characterized in that: described above-mentioned input data buffer storage unit, the circuit chip of data buffering memory cell are the xc6slx45 of the Spartan6 of Xilinx company series.
4. a kind of real-time HD video data transmitter according to claim 1 and 2, it is characterized in that: the chip of described data memory module is MT47H64M16HR.
5. a kind of real-time HD video data transmitter according to claim 1 and 2, it is characterized in that: the circuit chip of described Ethernet interface control module is 88E1111.
6. a kind of real-time HD video data transmitter according to claim 1 and 2, it is characterized in that: described video source interface is the DVI interface.
7. a kind of real-time HD video data transmitter according to claim 6 is characterized in that: the circuit chip of described data output modular converter is the TFP410 of TI company.
8. a kind of real-time HD video data transmitter according to claim 1 and 2, it is characterized in that: described video source interface is the HDMI interface.
9. a kind of real-time HD video data transmitter according to claim 8 is characterized in that: the circuit chip of described data output modular converter is TMDS141.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103917926A CN102420964A (en) | 2011-12-01 | 2011-12-01 | Real-time high definition video transmitter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011103917926A CN102420964A (en) | 2011-12-01 | 2011-12-01 | Real-time high definition video transmitter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102420964A true CN102420964A (en) | 2012-04-18 |
Family
ID=45945177
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011103917926A Pending CN102420964A (en) | 2011-12-01 | 2011-12-01 | Real-time high definition video transmitter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102420964A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103237208A (en) * | 2013-03-29 | 2013-08-07 | 苏州皓泰视频技术有限公司 | High-definition video output method based on FPGA (field programmable gate array) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002344913A (en) * | 2001-05-16 | 2002-11-29 | Nec Yonezawa Ltd | Conversion processing device and conversion processing method for video data in network, and conversion processing service |
| CN101466032A (en) * | 2007-12-17 | 2009-06-24 | 美国博通公司 | Multimedia communication method and system |
| CN201319636Y (en) * | 2008-09-19 | 2009-09-30 | 中兴通讯股份有限公司 | Camera head device |
| CN201499263U (en) * | 2009-09-16 | 2010-06-02 | 成都微迪数字系统技术有限公司 | Single-fiber single-wavelength 1080P VOOP |
| CN101742315A (en) * | 2009-12-15 | 2010-06-16 | 中国华录·松下电子信息有限公司 | Full high-definition 3D signal transformation system |
| CN202488592U (en) * | 2011-12-01 | 2012-10-10 | 西安电子科技大学 | Real-time high definition video transmitter |
-
2011
- 2011-12-01 CN CN2011103917926A patent/CN102420964A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002344913A (en) * | 2001-05-16 | 2002-11-29 | Nec Yonezawa Ltd | Conversion processing device and conversion processing method for video data in network, and conversion processing service |
| CN101466032A (en) * | 2007-12-17 | 2009-06-24 | 美国博通公司 | Multimedia communication method and system |
| CN201319636Y (en) * | 2008-09-19 | 2009-09-30 | 中兴通讯股份有限公司 | Camera head device |
| CN201499263U (en) * | 2009-09-16 | 2010-06-02 | 成都微迪数字系统技术有限公司 | Single-fiber single-wavelength 1080P VOOP |
| CN101742315A (en) * | 2009-12-15 | 2010-06-16 | 中国华录·松下电子信息有限公司 | Full high-definition 3D signal transformation system |
| CN202488592U (en) * | 2011-12-01 | 2012-10-10 | 西安电子科技大学 | Real-time high definition video transmitter |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103237208A (en) * | 2013-03-29 | 2013-08-07 | 苏州皓泰视频技术有限公司 | High-definition video output method based on FPGA (field programmable gate array) |
| CN103237208B (en) * | 2013-03-29 | 2016-06-01 | 苏州皓泰视频技术有限公司 | A kind of HD video output intent based on FPGA |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102857738B (en) | The image display system that multi-screen controls, method and multi-screen control device | |
| JP6883377B2 (en) | Display driver, display device and operation method of display driver | |
| US11258631B2 (en) | Streaming on diverse transports | |
| CN102497534B (en) | Distribution network full high definition video matrix system | |
| CN102611869A (en) | Output-oriented network transmission technique of multi-screen splicing system | |
| CN103065587B (en) | A kind of LED synchronous display controlling system without sending card | |
| CN108345553B (en) | Satellite-borne high-resolution imaging data transmission and acquisition system | |
| US11736313B2 (en) | Common bus data flow for serially chained devices | |
| US11902612B2 (en) | Video input port | |
| CN102082951A (en) | Transmission method and device and formatting method and device of image signals | |
| CN104038719A (en) | Video frame-based ultrahigh-definition video display system and method | |
| CN102917213A (en) | System and method for transmitting optical fiber video images | |
| US11694651B2 (en) | Delivery of display symbols to a display source | |
| CN103745683A (en) | LED display screen control system based on HDMI interface | |
| CN202488592U (en) | Real-time high definition video transmitter | |
| CN113986192A (en) | Method for mutual conversion between CoaXPress interface data and Cameralink interface data | |
| CN203015039U (en) | Wireless audio-and-video signal transmission device | |
| CN106878650B (en) | DVI to VGA video conversion device and method thereof | |
| CN101969552B (en) | System and method for parallel processing of video data | |
| CN203465927U (en) | HDMI-based LED display screen control system | |
| CN102420964A (en) | Real-time high definition video transmitter | |
| CN102497514B (en) | Three-channel video forwarding equipment and forwarding method | |
| CN201622783U (en) | LED module communication circuit and LED display screen | |
| CN205385561U (en) | Tiled display systems of shielding more | |
| CN203522918U (en) | HDMI-to-PCIE acquisition card |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120418 |