CN102420615A - 基于解码器的数据恢复 - Google Patents
基于解码器的数据恢复 Download PDFInfo
- Publication number
- CN102420615A CN102420615A CN2011102805196A CN201110280519A CN102420615A CN 102420615 A CN102420615 A CN 102420615A CN 2011102805196 A CN2011102805196 A CN 2011102805196A CN 201110280519 A CN201110280519 A CN 201110280519A CN 102420615 A CN102420615 A CN 102420615A
- Authority
- CN
- China
- Prior art keywords
- decoder
- restore instruction
- code word
- recovery unit
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1108—Hard decision decoding, e.g. bit flipping, modified or weighted bit flipping
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
- H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
- H03M13/11—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits using multiple parity bits
- H03M13/1102—Codes on graphs and decoding on graphs, e.g. low-density parity check [LDPC] codes
- H03M13/1105—Decoding
- H03M13/1111—Soft-decision decoding, e.g. by means of message passing or belief propagation algorithms
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6331—Error control coding in combination with equalisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/63—Joint error correction and other techniques
- H03M13/6343—Error control coding in combination with techniques for partial response channels, e.g. recording
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/41—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors
- H03M13/4138—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using the Viterbi algorithm or Viterbi processors soft-output Viterbi algorithm based decoding, i.e. Viterbi decoding with weighted decisions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Quality & Reliability (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Error Detection And Correction (AREA)
- Detection And Correction Of Errors (AREA)
Abstract
Description
Claims (19)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US38088810P | 2010-09-08 | 2010-09-08 | |
US61/380,888 | 2010-09-08 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102420615A true CN102420615A (zh) | 2012-04-18 |
CN102420615B CN102420615B (zh) | 2016-08-31 |
Family
ID=45771544
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110280519.6A Expired - Fee Related CN102420615B (zh) | 2010-09-08 | 2011-09-07 | 基于解码器的数据恢复 |
Country Status (2)
Country | Link |
---|---|
US (2) | US8650456B2 (zh) |
CN (1) | CN102420615B (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106027072A (zh) * | 2016-05-30 | 2016-10-12 | 联想(北京)有限公司 | 一种译码处理方法及电子设备 |
CN106020774A (zh) * | 2016-05-20 | 2016-10-12 | 上海兆芯集成电路有限公司 | 基于精简指令集计算机结构的解码异常检测方法以及装置 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8989252B1 (en) * | 2011-01-19 | 2015-03-24 | Marvell International Ltd. | Methods and apparatus for power efficient iterative equalization |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1133512A (zh) * | 1994-09-30 | 1996-10-16 | 株式会社理光 | 编码与解码数据的方法和装置 |
US20060020868A1 (en) * | 2004-07-21 | 2006-01-26 | Tom Richardson | LDPC decoding methods and apparatus |
WO2006038829A1 (en) * | 2004-09-29 | 2006-04-13 | Intel Corporation | Iterative decoding with buffering and restoring intermediate decoder states |
US20090019335A1 (en) * | 2007-07-10 | 2009-01-15 | Sun Microsystems, Inc. | Auxiliary path iterative decoding |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6694477B1 (en) * | 2000-09-28 | 2004-02-17 | Western Digital Technologies, Inc. | Communication channel employing an ECC decoder enhanced by likely error events of a trellis sequence detector |
US6633856B2 (en) * | 2001-06-15 | 2003-10-14 | Flarion Technologies, Inc. | Methods and apparatus for decoding LDPC codes |
US7266750B1 (en) * | 2002-07-10 | 2007-09-04 | Maxtor Corporation | Error recovery strategies for iterative decoders |
US8132072B2 (en) * | 2006-01-06 | 2012-03-06 | Qualcomm Incorporated | System and method for providing H-ARQ rate compatible codes for high throughput applications |
US7904782B2 (en) * | 2007-03-09 | 2011-03-08 | Microsoft Corporation | Multiple protection group codes having maximally recoverable property |
US7930611B2 (en) * | 2007-03-09 | 2011-04-19 | Microsoft Corporation | Erasure-resilient codes having multiple protection groups |
US8136016B1 (en) * | 2007-11-08 | 2012-03-13 | Marvell International Ltd. | Split sector recovery method |
US8739009B1 (en) * | 2007-12-27 | 2014-05-27 | Marvell International Ltd. | Methods and apparatus for defect detection and correction via iterative decoding algorithms |
-
2011
- 2011-08-29 US US13/219,818 patent/US8650456B2/en not_active Expired - Fee Related
- 2011-09-07 CN CN201110280519.6A patent/CN102420615B/zh not_active Expired - Fee Related
-
2014
- 2014-02-10 US US14/176,624 patent/US9069693B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1133512A (zh) * | 1994-09-30 | 1996-10-16 | 株式会社理光 | 编码与解码数据的方法和装置 |
US20060020868A1 (en) * | 2004-07-21 | 2006-01-26 | Tom Richardson | LDPC decoding methods and apparatus |
CN101449463A (zh) * | 2004-07-21 | 2009-06-03 | 高通股份有限公司 | Ldpc解码方法和装置 |
WO2006038829A1 (en) * | 2004-09-29 | 2006-04-13 | Intel Corporation | Iterative decoding with buffering and restoring intermediate decoder states |
US20090019335A1 (en) * | 2007-07-10 | 2009-01-15 | Sun Microsystems, Inc. | Auxiliary path iterative decoding |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106020774A (zh) * | 2016-05-20 | 2016-10-12 | 上海兆芯集成电路有限公司 | 基于精简指令集计算机结构的解码异常检测方法以及装置 |
CN106020774B (zh) * | 2016-05-20 | 2019-02-12 | 上海兆芯集成电路有限公司 | 基于精简指令集计算机结构的解码异常检测方法以及装置 |
CN106027072A (zh) * | 2016-05-30 | 2016-10-12 | 联想(北京)有限公司 | 一种译码处理方法及电子设备 |
Also Published As
Publication number | Publication date |
---|---|
CN102420615B (zh) | 2016-08-31 |
US9069693B2 (en) | 2015-06-30 |
US20120060074A1 (en) | 2012-03-08 |
US20140157077A1 (en) | 2014-06-05 |
US8650456B2 (en) | 2014-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102077173B (zh) | 利用写入验证减轻代码的误码平层 | |
US7823043B2 (en) | Corruption-resistant data porting with multiple error correction schemes | |
JP6451955B2 (ja) | 多段ソフト入力デコードのためのシステムおよび方法 | |
US8650457B1 (en) | Methods and systems for reconfigurable LDPC decoders | |
JP6415557B2 (ja) | 積符号のための誤りおよび消失組合せ復号のためのシステム、方法、およびコンピュータ・プログラム | |
US8954831B2 (en) | Error correction codes for incremental redundancy | |
US5321703A (en) | Data recovery after error correction failure | |
US20060085726A1 (en) | Apparatus and method for decoding Reed-Solomon code | |
JP4261575B2 (ja) | 誤り訂正処理装置及び誤り訂正処理方法 | |
KR101625273B1 (ko) | 더 짧은 블록 길이를 이용하여 더 긴 선형 블록 코드워드를 생성 및 디코딩하기 위한 장치, 시스템 및 방법 | |
US8583982B2 (en) | Concatenated decoder and concatenated decoding method | |
CN101836191A (zh) | 使用多校验节点算法的纠错解码器 | |
US8032812B1 (en) | Error correction decoding methods and apparatus | |
US10177791B1 (en) | Syndrome update and maintenance | |
CN103514061A (zh) | 用于打破陷阱集的装置和方法 | |
TW201629981A (zh) | 記憶體控制模組與方法以及錯誤更正碼編/解碼電路與方法 | |
JP5897384B2 (ja) | パリティ共有データ符号化のためのシステム及び方法 | |
US10606697B2 (en) | Method and apparatus for improved data recovery in data storage systems | |
JP2019057752A (ja) | メモリシステム | |
CN102420615A (zh) | 基于解码器的数据恢复 | |
TW201008133A (en) | Low density parity check decoder using multiple variable node degree distribution codes | |
EP2665191A1 (en) | Systems and methods for dual binary and non-binary decoding | |
US11031956B2 (en) | Generalized concatenated error correction coding scheme with locality | |
JP4742044B2 (ja) | データ・ストレージ・システム | |
EP2665190B1 (en) | Decoding of non-binary codes with symbol re-grouping |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20200424 Address after: Singapore City Patentee after: Marvell Asia Pte. Ltd. Address before: Ford street, Grand Cayman, Cayman Islands Patentee before: Kaiwei international Co. Effective date of registration: 20200424 Address after: Ford street, Grand Cayman, Cayman Islands Patentee after: Kaiwei international Co. Address before: Hamilton, Bermuda Patentee before: Marvell International Ltd. Effective date of registration: 20200424 Address after: Hamilton, Bermuda Patentee after: Marvell International Ltd. Address before: Babado J San Mega Le Patentee before: MARVELL WORLD TRADE Ltd. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160831 Termination date: 20200907 |