CN102420462B - Process-level smart terminal equipment of smart substation - Google Patents
Process-level smart terminal equipment of smart substation Download PDFInfo
- Publication number
- CN102420462B CN102420462B CN201110392975.XA CN201110392975A CN102420462B CN 102420462 B CN102420462 B CN 102420462B CN 201110392975 A CN201110392975 A CN 201110392975A CN 102420462 B CN102420462 B CN 102420462B
- Authority
- CN
- China
- Prior art keywords
- control
- fpga module
- terminal equipment
- smart
- level
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000004891 communication Methods 0.000 claims abstract description 7
- 238000012795 verification Methods 0.000 claims description 6
- 238000004088 simulation Methods 0.000 claims description 4
- 230000003993 interaction Effects 0.000 claims description 3
- 241000272814 Anser sp. Species 0.000 description 1
- 241001269238 Data Species 0.000 description 1
- 238000013524 data verification Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Images
Landscapes
- Remote Monitoring And Control Of Power-Distribution Networks (AREA)
Abstract
The invention relates to the process-level smart terminal equipment of a smart substation. The process-level smart terminal equipment comprises a control component, and further comprises at least one output component. The control component comprises a central processing unit (CPU) and a control field programmable gate array (FPGA) module which simulates at least one control signal output port. The output end of the CPU is in control connection with the input end of the control FPGA module. Each output component comprises an output FPGA module and at least one output relay which are in control connection with each other. Each control signal output port simulated by the control FPGA module is in communication connection with a corresponding output FPGA module. In the technical scheme, control signals transmitted by the CPU are subjected to the multiple checking of a plurality of FPGA chips, and then the checked control signals act on the output relays, so that control reliability is greatly improved.
Description
Technical field
The present invention and a kind of intelligent terminal, the particularly intelligent terminal of intelligent substation.
Background technology
Intelligent terminal is as emerging a kind of IED(intelligent electronic device in intelligent substation), be applicable in intelligent substation a multiple switch gap or transformer bay every, its most important two functions: one, the direct control command of the control command of receiving course layer network or protective relaying device, and drive corresponding outlet loop to complete the control function to primary equipment, and there is fool proof function; Two, gather the real time datas such as primary equipment position signalling, alarm signal, serve and be distributed to process-level network by GOOSE.
Due at the residing key position of Intelligent terminal equipment in intelligent transformer substation and critical function, the damage of these intelligent terminal parts or the misoperation electricity that will directly cause power failure or misdeliver, causes catastrophic effect.Therefore high to its reliability requirement, but in prior art, the reliability of intelligent terminal need to improve, and often there is the accident causing due to intelligent terminal parts damages or misoperation in various places.
Summary of the invention
The object of the present invention is to provide a kind of process-level smart terminal equipment of smart substation, to solve the not high problem of intelligent terminal reliability in prior art.
In order to address the above problem, a kind of process-level smart terminal equipment of smart substation of the present invention, comprise control assembly, this intelligent terminal also comprises at least one spout assembly, described control assembly comprises CPU processor and simulates the control FPGA module of at least one control signal delivery outlet, the output of described CPU processor and described control FPGA module input control connection, each described spout assembly includes outlet FPGA module and at least one exit relay, described in each described spout assembly, export the each exit relay control connection respectively in FPGA module and this spout assembly, described each control signal delivery outlet that described control FPGA module simulates connects with corresponding described outlet FPGA module communication respectively.
Between the described each control signal delivery outlet simulating in described control FPGA module and corresponding described outlet FPGA module, also communication connects at least one FPGA module.
Described CPU processor control connection one starting relay, contact, the every road of described starting relay difference control connection is on described each exit relay power line.
The control connection of described CPU processor and described starting relay, while adopting of this CPU processor effective, be the control anode that high level pin correspondence is connected to described starting relay, one is that low level pin correspondence is connected in the control negative terminal that connects described starting relay when effective.
FPGA module in described each spout assembly is connected with exit relay described in each in this assembly, during respectively by FPGA module described in this assembly each effective, be the corresponding control anode that connects described exit relay of high level pin, each is the corresponding control negative terminal that connects described exit relay of low level pin when effective.
Described CPU processor is connected by high-speed bus with described control FPGA module, and the control signal delivery outlet that described control FPGA module simulation goes out is High Speed Serial, between each FPGA module, carries out data interaction by the high string mouth simulating separately.
Described control assembly and described starting relay are all arranged in CPU card, and described each spout assembly is separately positioned on corresponding expansion plugin.
Described CPU card and described each expansion control plug-in unit are all inserted on a backboard, connect into a complete hardware system by this backboard.
Described CPU processor is DSP or PowerPC chip.
In technical solution of the present invention, the control signal that described CPU processor sends acts on exit relay after the multiple check of at least two FPGA modules, has greatly improved the reliability of controlling.
The present invention also on described CPU processor control connection have a starting relay, this starting relay is for controlling the break-make of corresponding exit relay mains switch, in the time that described CPU processor damage may cause starting relay misoperation, to exit relay control information through multiple data verification scheme, avoid exit relay misoperation, equally, in the time having described FPGA module damage, because CPU processor is normal, starting relay can misoperation, break-make between exit relay power supply and exit relay is subject to starting relay control, can avoid equally exit relay misoperation, the control of this kind of multiple pair of redundancy has strengthened the functional reliability of this terminal equipment greatly.
In addition, when the present invention adopts low and high level to act on corresponding relay simultaneously, relay could be driven, and has avoided strong jamming cause pin extremely and then cause the situation that corresponding relay misoperation is done, and has strengthened the functional reliability of this terminal equipment.
Accompanying drawing explanation
Fig. 1 is the structural representation of the embodiment of the present invention 1;
Fig. 2 is the structural representation of the embodiment of the present invention 2.
Embodiment
Below in conjunction with accompanying drawing, the embodiment of the present invention is described in detail:
Embodiment 1
As shown in Figure 1, a kind of process-level smart terminal equipment of smart substation, comprise control assembly, this intelligent terminal also comprises at least one spout assembly, described control assembly comprises CPU processor and simulates the control FPGA module of at least one control signal delivery outlet, the output of described CPU processor and described control FPGA module input control connection, each described spout assembly includes outlet FPGA module and at least one exit relay, described in each described spout assembly, export the each exit relay control connection respectively in FPGA module and this spout assembly, described each control signal delivery outlet that described control FPGA module simulates connects with corresponding described outlet FPGA module communication respectively.
When the present embodiment work, the control signal that described CPU processor sends, through sending corresponding described outlet FPGA module to by the control signal delivery outlet simulating after the verification of described control FPGA module, described outlet FPGA module again after verification, acts at least one exit relay being connected with this outlet FPGA module to signal.
Embodiment 2
As different from Example 1: as shown in Figure 2, between the described each control signal delivery outlet simulating in described control FPGA module and corresponding described outlet FPGA module, also communication connects at least one FPGA module; Described CPU processor control connection one starting relay, contact, the every road of described starting relay difference control connection is on described each exit relay power line; The control connection of described CPU processor and described starting relay, while adopting of this CPU processor effective, be the control anode that high level pin correspondence is connected to described starting relay, one is that low level pin correspondence is connected in the control negative terminal that connects described starting relay when effective; FPGA module in described each spout assembly is connected with exit relay described in each in this assembly, during respectively by FPGA module described in this assembly each effective, be the corresponding control anode that connects described exit relay of high level pin, each is the corresponding control negative terminal that connects described exit relay of low level pin when effective; Described CPU processor is connected by high-speed bus with described control FPGA module, and the control signal delivery outlet that described control FPGA module simulation goes out is High Speed Serial, between each FPGA module, carries out data interaction by the high string mouth simulating separately; Described control assembly and described starting relay are all arranged in CPU card, and described each spout assembly is separately positioned on corresponding expansion plugin; Described CPU card and described each expansion control plug-in unit are all inserted on a backboard, connect into a complete hardware system by this backboard; Described CPU processor is DSP or PowerPC chip.
In the present embodiment, described CPU processor sends to control signal to control FPGA module and starting relay respectively, control signal directly sends the described outlet FPGA module of each correspondence to through controlling the control signal delivery outlet going out by this control FPGA module simulation after the verification of FPGA module, or after the described FPGA module logic verify through at least one, send corresponding described FPGA module to, each described outlet FPGA module is to signal again after verification, act at least one the corresponding control end of exit relay being connected with this outlet FPGA module by this outlet FPGA module respective pin, starting relay coordinates by the contact being connected on described each exit relay power line the break-make of controlling power line simultaneously, the action that carrys out co-controlling exit relay with this, and there is mistake in control flow whichever, exit relay can misoperation.
Claims (9)
1. a process-level smart terminal equipment of smart substation, comprise control assembly, it is characterized in that: this intelligent terminal also comprises at least one spout assembly, described control assembly comprises CPU processor and simulates the control FPGA module of at least one control signal delivery outlet, the output of described CPU processor and described control FPGA module input control connection, each described spout assembly includes outlet FPGA module and at least one exit relay, described in each described spout assembly, export the each exit relay control connection respectively in FPGA module and this spout assembly, described each control signal delivery outlet that described control FPGA module simulates connects with corresponding described outlet FPGA module communication respectively, described control FPGA module is for carrying out verification to the control signal of CPU processor output, described outlet FPGA module is used for control signal verification again.
2. a kind of process-level smart terminal equipment of smart substation according to claim 1, is characterized in that: between the described each control signal delivery outlet simulating in described control FPGA module and corresponding described outlet FPGA module, also communication connects at least one FPGA module.
3. a kind of process-level smart terminal equipment of smart substation according to claim 1 and 2, it is characterized in that: described CPU processor control connection one starting relay, contact, the every road of described starting relay difference control connection is on described each exit relay power line.
4. a kind of process-level smart terminal equipment of smart substation according to claim 3, it is characterized in that: when one of described this CPU processor of CPU processor adopting is effective, be the control anode that high level pin correspondence is connected to described starting relay, one is that low level pin correspondence is connected in the control negative terminal that connects described starting relay when effective.
5. a kind of process-level smart terminal equipment of smart substation according to claim 4, it is characterized in that: the FPGA module in described each spout assembly is connected with exit relay described in each in this assembly, during respectively by FPGA module described in this assembly each effective, be the corresponding control anode that connects described exit relay of high level pin, each is the corresponding control negative terminal that connects described exit relay of low level pin when effective.
6. a kind of process-level smart terminal equipment of smart substation according to claim 2, it is characterized in that: described CPU processor is connected by high-speed bus with described control FPGA module, the control signal delivery outlet that described control FPGA module simulation goes out is High Speed Serial, between each FPGA module, carries out data interaction by the high string mouth simulating separately.
7. a kind of process-level smart terminal equipment of smart substation according to claim 3, is characterized in that: described control assembly and described starting relay are all arranged in CPU card, and described each spout assembly is separately positioned on corresponding expansion plugin.
8. a kind of process-level smart terminal equipment of smart substation according to claim 7, is characterized in that: described CPU card and described each expansion control plug-in unit are all inserted on a backboard, connect into a complete hardware system by this backboard.
9. a kind of process-level smart terminal equipment of smart substation according to claim 1, is characterized in that: described CPU processor is DSP or PowerPC chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110392975.XA CN102420462B (en) | 2011-12-01 | 2011-12-01 | Process-level smart terminal equipment of smart substation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110392975.XA CN102420462B (en) | 2011-12-01 | 2011-12-01 | Process-level smart terminal equipment of smart substation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102420462A CN102420462A (en) | 2012-04-18 |
| CN102420462B true CN102420462B (en) | 2014-06-04 |
Family
ID=45944742
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110392975.XA Expired - Fee Related CN102420462B (en) | 2011-12-01 | 2011-12-01 | Process-level smart terminal equipment of smart substation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102420462B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103683502B (en) * | 2013-11-30 | 2015-07-29 | 许继电气股份有限公司 | A kind of transformer station process bed device switching circuitry drived control method and device |
| CN106094669B (en) * | 2016-08-26 | 2018-07-27 | 武汉虹信通信技术有限责任公司 | A kind of principal and subordinate's disk shares the system and method for PCB |
| CN106787204A (en) * | 2016-11-10 | 2017-05-31 | 许继集团有限公司 | A kind of intelligent terminal for being applied to current conversion station |
| CN107171297B (en) * | 2017-05-18 | 2019-02-05 | 许继集团有限公司 | A kind of method and system for preventing protective relaying maloperation from making based on FPGA |
| CN109888915B (en) * | 2019-01-24 | 2020-12-11 | 许继集团有限公司 | Intelligent terminal |
| CN112863939B (en) * | 2021-01-06 | 2024-05-14 | 许继集团有限公司 | Start relay opening control method and device |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201639363U (en) * | 2010-03-25 | 2010-11-17 | 国电南瑞科技股份有限公司 | Comprehensive three-state data measuring and control device for intelligent transformer station |
| CN102185262A (en) * | 2011-02-10 | 2011-09-14 | 山东计保电气有限公司 | Intelligent integrated substation |
| CN201994647U (en) * | 2011-01-04 | 2011-09-28 | 许良柱 | Small-current grounding wire selection protection controller |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN202050293U (en) * | 2011-05-18 | 2011-11-23 | 长沙威瀚电气设备有限公司 | Load control collection terminal |
-
2011
- 2011-12-01 CN CN201110392975.XA patent/CN102420462B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201639363U (en) * | 2010-03-25 | 2010-11-17 | 国电南瑞科技股份有限公司 | Comprehensive three-state data measuring and control device for intelligent transformer station |
| CN201994647U (en) * | 2011-01-04 | 2011-09-28 | 许良柱 | Small-current grounding wire selection protection controller |
| CN102185262A (en) * | 2011-02-10 | 2011-09-14 | 山东计保电气有限公司 | Intelligent integrated substation |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102420462A (en) | 2012-04-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102420462B (en) | Process-level smart terminal equipment of smart substation | |
| CN104890701B (en) | Railway station communication linkage system | |
| CN100492309C (en) | Method and host equipment for implementing virtual hot-swap | |
| CN102130669B (en) | Method, system, device and network equipment for detecting state of hot-plug module | |
| CN104166399A (en) | Moving die simulation test system and method for intelligent substation protection device | |
| CN104375496B (en) | Dcs and its control method | |
| CN102752145B (en) | Novel detecting and isolating system for fault of RS-485 port and method thereof | |
| CN101387581A (en) | Automated verification system for automatic transfer switch electric appliance | |
| CN103178980A (en) | Network card management system | |
| CN106407148A (en) | PCIE device hot-plug design method | |
| CN204965697U (en) | Clamp plate state is kept watch on and is prevented mistake management system | |
| CN103326911B (en) | A kind of against short-circuit, open circuit spontaneous recovery annular RS485 bus structures | |
| CN113572193A (en) | Distributed power supply island operation state identification method, fusion terminal and system | |
| CN103884982A (en) | Intelligent calibration system of operating panel relay of low-voltage microcomputer protection and monitoring device | |
| CN102522821B (en) | Intelligent terminal equipment in intelligent transformer substation and control method thereof | |
| CN202474613U (en) | Portable microcomputer protecting device | |
| CN206992801U (en) | A kind of distribution power automation terminal is remotely controlled faulty action preventing circuit | |
| CN104104714A (en) | Motor train unit train-mounted information acquisition and transmission equipment | |
| CN103646575B (en) | Hydroelectric station operation simulation trainer | |
| CN106451784A (en) | Monitoring device for telecontrol communication state of transformer substation and monitoring method thereof | |
| CN103063942B (en) | The periodicity detection methods of HB6096 EBIs | |
| CN202906581U (en) | Fault resetting system of cooling device of high-voltage direct-current power transmission converter valve | |
| CN102681968B (en) | Hot-plugging slot identification circuit | |
| CN205247871U (en) | Liquid crystal display control assembly test system | |
| CN204595939U (en) | A kind of charge machine for supervising the lane IO control interface plate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: XUJI ELECTRIC CO., LTD. XUCHANG XUJI SOFTWARE TECH Free format text: FORMER OWNER: XUJI ELECTRIC CO., LTD. XUCHANG XUJI SOFTWARE TECHNOLOGY CO., LTD. Effective date: 20121129 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20121129 Address after: No. 1298 Xuchang City, Henan province 461000 XJ Avenue Applicant after: Xuji Group Co., Ltd. Applicant after: Xuji Electric Co., Ltd. Applicant after: Xuchang Xuji Software Technology Co., Ltd. Applicant after: State Grid Corporation of China Address before: No. 1298 Xuchang City, Henan province 461000 XJ Avenue Applicant before: Xuji Group Co., Ltd. Applicant before: Xuji Electric Co., Ltd. Applicant before: Xuchang Xuji Software Technology Co., Ltd. |
|
| ASS | Succession or assignment of patent right |
Owner name: XUJI ELECTRIC CO., LTD. Free format text: FORMER OWNER: XUJI GROUP CO., LTD. Effective date: 20131128 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20131128 Address after: No. 1298 Xuchang City, Henan province 461000 XJ Avenue Applicant after: Xuji Electric Co., Ltd. Applicant after: Xuchang Xuji Software Technology Co., Ltd. Applicant after: State Grid Corporation of China Address before: No. 1298 Xuchang City, Henan province 461000 XJ Avenue Applicant before: Xuji Group Co., Ltd. Applicant before: Xuji Electric Co., Ltd. Applicant before: Xuchang Xuji Software Technology Co., Ltd. Applicant before: State Grid Corporation of China |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140604 Termination date: 20191201 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |