CN102368276A - Flow method for automatically verifying correctness of electric rule file - Google Patents
Flow method for automatically verifying correctness of electric rule file Download PDFInfo
- Publication number
- CN102368276A CN102368276A CN2011102696733A CN201110269673A CN102368276A CN 102368276 A CN102368276 A CN 102368276A CN 2011102696733 A CN2011102696733 A CN 2011102696733A CN 201110269673 A CN201110269673 A CN 201110269673A CN 102368276 A CN102368276 A CN 102368276A
- Authority
- CN
- China
- Prior art keywords
- schematic diagram
- domain
- rule file
- automatically
- test vector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention discloses a method for automatically generating a device test vector and a schematic diagram net list corresponding to the device test vector and automatically performing consistency check and error analysis of a layout and a schematic diagram, namely an optimization method for increasing the verification efficiency of an electric rule file in an integrated circuit aided design software tool, and belongs to the field of the consistency verification of the layout and the schematic diagram in the integrated circuit aided design software tool. The conventional manual layout drawing, schematic diagram test vector, one-by-one net list extraction and one-by-one manual verification of the correctness of the electric rule file have large flow workload and long development time and require that engineers have better design capacity and integrally master the verification flow of a process rule file better, so that the design threshold is high, and the development period is long. The invention provides a flow method for automatically verifying the correctness of the electric rule file. Compared with the conventional manual drawing, comparison and result analysis flows in the industry, the method is easy to operate, the development efficiency is greatly increased, and subsequent frequent amendment and maintenance are facilitated.
Description
Technical field
Automatic generator spare test vector and its corresponding schematic diagram net table, and the method for carrying out domain and schematic diagram consistency check and error statistics automatically is raising electricity rule file (abbreviations: a kind of optimization method of the verification efficiency LVS file) in the integrated circuit Autocad instrument.The invention belongs to domain and schematic diagram consistency checking field in the integrated circuit Autocad instrument.
Background technology
Technological design kit PDK (Process Design Kit) is the data platform that connects IC design and the manufacturing of IC technology.Along with increasingly sophisticatedization of IC design, development technology design tool bag is also set up and is verified that reference flowchart is very important for the market risk that the design that reduces costliness is brought repeatedly.Electricity rule file (LVS) is one of emphasis assembly of technological design kit, and it is according to the technique information requirement and customized development.Whether its purposes is to help design corporation's checking domain that it designed consistent with schematic diagram net table.In order to guarantee the correctness of electricity rule file; PDK slip-stick artist need develop a large amount of domain test vectors and reach and its corresponding schematic diagram net table, calls industry schematic diagram and domain consistency check instrument then and checks whether the domain net table of the electricity rule file extraction of exploitation meets prior expection.As different with prior expected results, to revise the electricity rule file and carry out above-mentioned proof procedure again, iteration is until the checking of electricity rule file through various test vectors.Usually in the process of checking electricity rule file correctness; PDK slip-stick artist need at first use the layout editing instrument to draw a lot of complex devices figures; Use principle figure editing machine is drawn and the big or small schematic diagram element of the same parameter of domain device then; Use eda tool operation LVS authenticating documents to check whether the port of domain and schematic diagram device is consistent with device parameters at last, and then verify whether correct the LVS file is write.Yet, manual drawing domain test vector, the efficient of manual drawing schematic diagram and extraction net table is very low, and the consistance comparative result of desk checking substantive test vector is time-consuming, and workload is big.In addition; Owing to the very difficult electricity rule file of initial version that guarantees of PDK slip-stick artist's design level itself can consider that the every aspect of technique information makes the electricity rule file of developing have very high correctness, and then the exploitation of LVS file often relates to the process of modification repeatedly and repeated validation.Iterating on this flow process also can make manual comparison, and the efficiency that manual analyzing result brings is amplified greatly.Therefore the electricity rule file checking flow process development time that industry is general is long, and workload is big, causes a large amount of wastings of resources.Automatic generator spare domain test vector; Automatically generate the corresponding schematic diagram net table of domain device; And the method for carrying out domain and schematic diagram consistency check and interpretation of result automatically realized the full automation on the flow process, and is very low to customer requirements, improved development efficiency greatly.
The present invention proposes a kind of flow and method of automatic checking electricity rule file correctness.Use flow and method of the present invention can generate the domain test vector of variable element device and corresponding with it schematic diagram net table automatically; Also can be automatically to the correctness of the checking electricity process rule file of a plurality of test vector batch processing formulas, and carry out interpretation of result.Complicated flow operations with respect to the existing manual drawing of industry, comparison, analysis result is simple, has improved development efficiency greatly, is easy to follow-up regular modification and maintenance.
The flow and method of the automatic checking electricity rule file correctness that the present invention proposes; The mode through software program has realized that the variable element test vector of single domain device generates automatically; The automatic generation of schematic diagram net table; The automatic comparison of schematic diagram and domain net table and the automatic analytic process of result have improved the development efficiency of the electricity process rule file of PDK technological design bag greatly.
Summary of the invention
The present invention proposes a kind of flow and method of automatic checking electricity rule file correctness.Main contents are following:
1. generate the domain device detection vector that meets the parameter size automatically
Through domain device topological diagram and parameter rule unbound document as input; Instrument generates the test vector that meets the domain device of definition size in the parameter rule unbound document automatically, and keeps the logical topology relation and the port text information of device in the former domain device topological diagram.Domain device topological diagram is to be used for defining how much vectorial topology diagrams of domain device detection that user's desire is drawn; This structural drawing does not need accurate Drawing domain device parameters size, and only need draw all graphic elements that constitute device and how much topological relations that keep constituting between component graphics get final product.And the parameter rule unbound document is used to define the concrete dimension constraint rule of domain device parameters.Instrument generates the test vector of the domain device that meets user's request automatically according to the domain device parameters constraint rule that defines in the parameter rule unbound document.Can construct the domain device topological diagram of a plurality of non-accurate electrical parameter values to the different components user, each device is an independently domain unit, wholely forms a storehouse, derives a gds file, claims that this gds file is sample gds.Electrical parameter size to the device in the different units is carried out explication one by one in the parameter rule unbound document then.At last with sample gds and parameter rule unbound document as input, running tool can generate the electrical parameter size that satisfies parameter rule unbound document predefined automatically, protects the gds file in the device detection vector location storehouse of topological structure.The title of these unit, device detection vector place is identical with the unit title of corresponding domain device among the former sample gds.In this way; PDK slip-stick artist only needs in sample gds, every kind of device to be drawn once; And do not need specifically to consider the accurate dimension of device parameters when drawing every kind of device; Through in unified parameter rule unbound document, defining the concrete parameter size of every kind of device one by one, running tool will generate automatically protects logical organization, all correct device cell storehouses of electrical parameter.
2.Sample the define method of device cell name commonly used among the gds
Sample gds is a data files that is used to deposit the domain device topological diagram of current all devices of technology.In this data files, data are deposited by unit form, and each unit is an independently domain device.Only need draw all graphic elements that constitute device and keep how much topological relations between the formation component graphics to get final product for each device user, not need accurate Drawing domain device parameters size.The naming method of each unit defines according to the electrical parameter information and the port information of its contained device among the Sample gds.The unit naming method of following mask body introduction electricity device commonly used.
● the unit naming method of resistance device
The cell name definition of resistance device is made up of type of device, device model name, resistance width, length, resistance value and port information.Concrete define method is:
" the long R resistance value of the wide L resistance of R_ device model name _ W resistance _ port positive pole _ port negative pole "
1) resistance device uses R to start identification as key word.The back is respectively device model name, electrical parameter, port positive pole and each territory of port negative pole.The order in territory can not be put upside down.Must use underscore " _ " to cut apart between each territory.This territory of electrical parameter is made up of resistance width, length, resistance value three parts.Must use key character W before resistance is wide, must use key character L before resistance is long, must use key character R before the resistance value.The anodal port text that comes from the domain device topological diagram of manual drawing with port negative pole information of port defines.
2) radix point uses " " symbol in the numerical value definition.What for example the resistance value among the R_NI_W5L20R329$67_NIpos_NIneg 329.67 was used is the Writing method of " 329$67 "
3) this parameter of the resistance value of device is to precompute according to the length and width of resistance device and the parameter values such as side's resistance of resistance, when the device cell name of definition sample gds, must earlier resistance value be calculated the unit title that could define device.For example: certain resistance resistance is wide to be w=5, and the length of resistance is l=20, and side's resistance of resistance is RSQ=75, and BIAS=0.45 obtains resistance value 329.67 through resistance calculations formula R=RSQ*l/ (w-BIAS).Suppose that this resistance device type is NI, the anodal text information of port is NIpos, and port negative pole t ext information is NIneg, and then the cell name of this device should be defined as: R_NI_W5L20R329$67_NIpos_NIneg.
● the unit naming method of capacitor element
The cell name definition of capacitor element is made up of type of device, device model name, electric capacity width, length, capacitance and port information.Concrete define method is:
" the long R capacitance of the wide L electric capacity of C_ device model name _ W electric capacity _ port positive pole _ port negative pole "
Capacitor element uses C to start identification as key word.The back is respectively device model name, electrical parameter, port positive pole and each territory of port negative pole.The order in territory can not be put upside down.Must use underscore " _ " to cut apart between each territory.This territory of electrical parameter is made up of electric capacity width, length, capacitance three parts.Must use key character W before the width of electric capacity, must use key character L before electric capacity is long, must use key character R before the capacitance.This parameter of the capacitance of device is that the parameter values such as length and width according to capacitor element precompute.Radix point uses " " symbol in the numerical value definition.The anodal port text that comes from the domain device topological diagram of manual drawing with port negative pole information of port defines.A typical capacitor cell name defines example such as C_PC_W10L10C0$0386_PCpos_PCneg.
● common metal-oxide-semiconductor
The cell name definition of common metal-oxide-semiconductor device is made up of type of device, device model name, electrical parameter area and port information.Concrete define method is:
" the wide L length _ port of M_ device model name _ W leakage _ port grid _ port source electrode _ port substrate "
Common metal-oxide-semiconductor device uses M to start identification as key word.The back is respectively device model name, electrical parameter, port leakage, port grid, port source electrode and each territory of port substrate.The order in territory can not be put upside down.Must use underscore " _ " to cut apart between each territory.This territory of electrical parameter is made up of the wide and long of device.Key character W must be used before the wide parameter, key character L must be used before the long parameter.Radix point uses " " symbol in the numerical value definition.Port leakage, port grid, port source electrode and port substrate information come from the port text definition in the domain device topological diagram of manual drawing.Typical common metal-oxide-semiconductor cell name definition example is like M_N_W4L1_D_G_GND_GND.
● LDD type pipe
The cell name definition of LDD type pipe device is made up of type of device, device model name, electrical parameter area and port information.Concrete define method is:
" the wide L length _ port of LDD*_ device model name _ W leakage _ port grid _ port source electrode _ port substrate "
The LDD tube device uses three characters to discern as the key word of LDD.The back is respectively device model name, electrical parameter, port leakage, port grid, port source electrode and each territory of port substrate.The order in territory can not be put upside down.Must use underscore " _ " to cut apart between each territory.This territory of electrical parameter is made up of the wide and long of device.Key character W must be used before the wide parameter, key character L must be used before the long parameter.Radix point uses " " symbol in the numerical value definition.Port leakage, port grid, port source electrode and port substrate information come from the port text definition in the domain device topological diagram of manual drawing.Typical N type LDD pipe unit name definition example as:: LDDN_nld14ai_W40L0$6_D_G_S_B.
3. use the electrical parameter constrained procedure of device in the parameter rule unbound document always
The domain device topological diagram of manual drawing only need be protected the device topological structure, need not carry out accurate Drawing to the electrical parameter of device.The size of electrical parameter can generate the domain device detection vector that satisfies the electrical parameter size automatically through in the parameter rule unbound document, retraining through instrument.In the parameter rule unbound document, the concrete definition grammer of different components type of electrical mathematic(al) parameter constraint is following:
(operation name operation layer constraint numerical value constraint direction parameter name device cell name)
1) operation name: be used to define the particular exam order, as: minimum widith inspection order minWidth (this order is the length check order, promptly looks into width and looks into length again).
2) operation layer: the operation that definition need be adjusted is name layer by layer.
3) constraint numerical value: the definition binding occurrence, constraint numerical value is a nonnegative number.
4) constraint direction: divide XDir, YDir or do not write three kinds of situation.The X-direction length of XDir inspection figure; The Y direction length of YDir inspection figure; Binding occurrence is all effective to X, Y both direction if what does not write expression.Constraint direction and operation layer combine length or the width that concrete decision is the inspection device.
5) device cell name: definition needs the device place cell name of adjustment electrical parameter.
Below our the electrical parameter constraint that provides some typical device write example.
● resistance device
The minimum widith of the device length parameter of the contained resistance device of resistance unit R_NI_W5L10R329$67_NIpos_NIneg is constrained to 10.0, and the minimum widith of device widths parameter is constrained to 5.0.Suppose that the X-direction of RESID layer is the length direction of resistance device, the Y direction of ACTIVE layer is the cross direction of resistance device, so the Writing method of electrical parameter length and width is:
The length constraint of resistance device:
(minWidth″RESID″10.0?XDir?R_NI_W5L10R329$67_NIpos_NIneg)
The wide constraint of resistance device:
(minWidth″ACTIVE″5.0?YDir?R_NI_W5L10R329$67_NIpos_NIneg)
|
|
|
● capacitor element
The minimum widith of the device length parameter of the contained capacitor element of capacitor cell C_PC_W10L10C0$0386_PCpos_PCneg is constrained to 10.0, and the minimum widith of device widths parameter is constrained to 10.0.Suppose POLY2 layer X, Y direction two electrical parameter directions of corresponding capacitor element respectively.Because the binding occurrence of length and width is identical, so Writing method is: the length of capacitor element, wide constraint:
(minWidth″POLY2″10.0?C_PC_W10L10C0$0386_PCpos_PCneg)
● common metal-oxide-semiconductor
The minimum widith of the device length parameter of the contained MOS device of common MOS unit M_N_W4L1_D_G_GND_GND is constrained to 4.0, and the minimum widith of device widths parameter is constrained to 1.0.Suppose that the Poly layer represents the length direction of device, the ACTIVE layer is represented the cross direction of device, so the Writing method of electrical parameter length and width is:
The length constraint of common metal-oxide-semiconductor device:
(minWidth″Poly″1.0M_N_W4L1_D_G_GND_GND)
The wide constraint of common metal-oxide-semiconductor device:
(minWidth″Active″4.0M_N_W4L1_D_G_GND_GND)
● LDD type pipe
The minimum widith of the device widths parameter of the contained LDD device of LDD unit LDDN_nld14ai_W40L0$6_D_G_S_B is constrained to 40.Suppose that the Y direction of diff layer is the Width of device, so the Writing method of electrical parameter wide constraint is:
The wide constraint of LDD type pipe device:
(minWidth″diff″40?YDir?LDDN_nld14ai_W40L0$6_D_G_S_B)
4. generate the schematic diagram net table corresponding automatically with domain
Because the unit title of each device in the parameter rule unbound document reflected fully schematic diagram that the domain device is corresponding the net table information that will extract.Instrument can generate a sub-directory with the cell name name to each unit automatically; And under this sub-directory, utilize cell name information to generate the corresponding schematic diagram net table of domain device, avoid the manual drawing schematic diagram domain and the complicated processes of calls tool generating principle figure net table again.Automatically the schematic diagram net table that generates is that extension name is named with device model prefix by name with " .cdl ".Be example with the resistance device below, provide an instrument and generate net table example automatically.If device cell is called R_NI_W5L10R329$67_NIpos_NIneg, the net table that generates automatically is:
*NI
.SUBCKT?NI/NIneg?NIpos
R0?NIpos?NIneg?329.67?$.MODEL＝NI?$W＝5u?$L＝10u
.ENDS?NI
5. automatically to the correctness of the checking electricity process rule file of a plurality of test vector batch processing formulas
Domain test vector and schematic diagram net table that each electricity device has been arranged, instrument use the automatic calling technological rule file of script to carry out domain and schematic diagram consistency check, and the comparative result of operation is analyzed automatically, provide the analysis result file.The user is through the interpretation of result file, and whether the electricity rule file that comes into plain view is correct.If the electricity rule file of exploitation is wrong, revise, afterwards the automatic correctness of authenticating documents again.If do not check out the mistake of electricity rule file, modifiable parameter rule constrain file parameters generates one group of new test vector, further verifies the correctness of process rule file automatically.
Description of drawings
Fig. 1: a kind of process flow diagram of automatic checking electricity rule file correctness
Embodiment:
The first step: draw domain according to complex devices model signal books, generate the normal component domain.All standard domain component inventory unit are exported as a data files, i.e. sample gds.The drafting of normal component domain only need guarantee the correct of graph topology relation, need not draw the exact value of device parameters.
Second step: write the parameter rule unbound document, define the concrete restriction on the parameters principle of each device.
The 3rd step: call the automatic generation domain test vector of the present invention's proposition, the computer software programs of schematic diagram net table, verify and generate corresponding analysis comparative result automatically.According to analyzing comparative result, electricity process rule file is adjusted accordingly and corrects.
To a plurality of devices under the typical bd1u technology, we use above-mentioned steps to verify electricity rule file correctness automatically.Draw a plurality of normal component domains and need spend 1 hour, write the parameter rule unbound document and only spend 10 minutes, domain device, schematic diagram net table that running tool is met the process rule constraint only need less than half a minute.Greatly reduce workload with respect to manual domain, schematic diagram and the manual extraction schematic diagram net table that generates the designated parameter size.But and the domain of a plurality of devices of checking of this flow and method batch processing and schematic diagram consistance; And carry out automatic comparison and interpretation of result; Manual comparison and artificial troublesome operation of checking comparative result have been avoided; Guarantee the adequacy of electricity process rule file verification, improved the deficiency of inefficiency hand-manipulated.The method of simultaneously this robotization checking electricity rule file correctness adopts the method for operating in a key, and the logical diagram database data file except restriction on the parameters file and normal component domain does not need all the other inputs, greatly reduces the test vector development difficulty.Also reduced simultaneously checking slip-stick artist's technical threshold.
Claims (1)
1. automatic flow and method of checking electricity rule file correctness, its basic meaning is: in the process of checking electricity rule file correctness, manual drawing domain test vector; The efficient of manual drawing schematic diagram and extraction net table is very low; When domain that desk checking is vectorial with analyzing substantive test and schematic diagram consistance, workload is big, need iterate; Development time is obviously elongated, and causes a large amount of wastings of resources.The present invention proposes a kind of flow and method of automatic checking electricity rule file correctness.Use flow and method of the present invention can generate the domain test vector of variable element device and corresponding with it schematic diagram net table automatically; Also can be automatically to the correctness of the checking electricity process rule file of a plurality of test vector batch processing formulas, and carry out interpretation of result.Complicated flow operations with respect to the existing manual drawing of industry, comparison, analysis result is simple, has improved development efficiency greatly, is easy to follow-up regular modification and maintenance.
Concrete steps are following:
(1) generates the domain test vector of individual devices automatically.
(2) electrical parameter of operation parameter rule constrain document definition different components.
(3) generate the schematic diagram net table corresponding automatically according to device corresponding unit title with domain.
(4) use script to verify domain and schematic diagram consistance and analysis automatically automatically.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102696733A CN102368276A (en) | 2011-09-14 | 2011-09-14 | Flow method for automatically verifying correctness of electric rule file |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011102696733A CN102368276A (en) | 2011-09-14 | 2011-09-14 | Flow method for automatically verifying correctness of electric rule file |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102368276A true CN102368276A (en) | 2012-03-07 |
Family
ID=45760840
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011102696733A Pending CN102368276A (en) | 2011-09-14 | 2011-09-14 | Flow method for automatically verifying correctness of electric rule file |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102368276A (en) |
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103164568A (en) * | 2012-12-04 | 2013-06-19 | 天津蓝海微科技有限公司 | Vector testing reusable generating method aimed at different processes of metal layer in territory validation rule |
| CN103838894A (en) * | 2012-11-26 | 2014-06-04 | 北京华大九天软件有限公司 | Method for achieving automatic PDK testing |
| CN103870263A (en) * | 2012-12-17 | 2014-06-18 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing mask layout minimum physical rule verification file |
| CN105740494A (en) * | 2014-12-24 | 2016-07-06 | 三星电子株式会社 | Electronic Design Automation Method And Apparatus Thereof |
| CN105740487A (en) * | 2014-12-09 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | Method for verifying consistency between layout and schematic on basis of process design kit |
| CN106681966A (en) * | 2016-12-26 | 2017-05-17 | 北京华大九天软件有限公司 | Data-driven flat panel display (FPD) map mark rule check (MRC) device and method |
| CN109308374A (en) * | 2018-08-15 | 2019-02-05 | 上海华力集成电路制造有限公司 | The domain parameter extraction method of polygonal spiral inductance component |
| CN109635488A (en) * | 2018-12-26 | 2019-04-16 | 南京九芯电子科技有限公司 | A kind of FPD integrated circuit technology design method and tool |
| CN111400993A (en) * | 2018-12-17 | 2020-07-10 | 上海新微技术研发中心有限公司 | Method, device and equipment for generating layout design rule verification graph and graph library |
| CN112270146A (en) * | 2020-10-28 | 2021-01-26 | 中国科学院微电子研究所 | Process design toolkit development method and device, electronic equipment and storage medium |
| CN112580296A (en) * | 2020-12-16 | 2021-03-30 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing a circuit layout |
| CN113361223A (en) * | 2021-06-09 | 2021-09-07 | 北京航空航天大学合肥创新研究院(北京航空航天大学合肥研究生院) | Spin electronic process design system for SOT-MRAM related circuit |
| CN116187226A (en) * | 2022-11-17 | 2023-05-30 | 深圳华大九天科技有限公司 | Comparison method and comparison device for PDK engineering and electronic equipment |
| WO2023197344A1 (en) * | 2022-04-11 | 2023-10-19 | 长鑫存储技术有限公司 | Layout and wiring method therefor, and comparison method, preparation method, device and storage medium |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1521830A (en) * | 2003-02-12 | 2004-08-18 | 上海芯华微电子有限公司 | Technical method for integrated circuit design, test and measurement integration |
| US20060136860A1 (en) * | 2004-12-22 | 2006-06-22 | Shawn Boshart | Integrated computer-aided circuit design kit facilitating verification of designs across different process technologies |
| CN101452492A (en) * | 2007-11-29 | 2009-06-10 | 北京中电华大电子设计有限责任公司 | Partial re-signing repairing method for consistency examination of integrated circuit diagram and schematic |
| CN102129483A (en) * | 2010-01-20 | 2011-07-20 | 天津蓝海微科技有限公司 | Method for automatically generating test vector of design rule checking (DRC) rule file |
-
2011
- 2011-09-14 CN CN2011102696733A patent/CN102368276A/en active Pending
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1521830A (en) * | 2003-02-12 | 2004-08-18 | 上海芯华微电子有限公司 | Technical method for integrated circuit design, test and measurement integration |
| US20060136860A1 (en) * | 2004-12-22 | 2006-06-22 | Shawn Boshart | Integrated computer-aided circuit design kit facilitating verification of designs across different process technologies |
| CN101452492A (en) * | 2007-11-29 | 2009-06-10 | 北京中电华大电子设计有限责任公司 | Partial re-signing repairing method for consistency examination of integrated circuit diagram and schematic |
| CN102129483A (en) * | 2010-01-20 | 2011-07-20 | 天津蓝海微科技有限公司 | Method for automatically generating test vector of design rule checking (DRC) rule file |
Cited By (26)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103838894A (en) * | 2012-11-26 | 2014-06-04 | 北京华大九天软件有限公司 | Method for achieving automatic PDK testing |
| CN103838894B (en) * | 2012-11-26 | 2017-05-24 | 北京华大九天软件有限公司 | Method for achieving automatic PDK testing |
| CN103164568B (en) * | 2012-12-04 | 2018-03-20 | 天津蓝海微科技有限公司 | The test vector of metal level is directed to the reusable generation method of different process in layout verification rule |
| CN103164568A (en) * | 2012-12-04 | 2013-06-19 | 天津蓝海微科技有限公司 | Vector testing reusable generating method aimed at different processes of metal layer in territory validation rule |
| CN103870263A (en) * | 2012-12-17 | 2014-06-18 | 上海华虹宏力半导体制造有限公司 | Method for manufacturing mask layout minimum physical rule verification file |
| CN103870263B (en) * | 2012-12-17 | 2017-03-29 | 上海华虹宏力半导体制造有限公司 | The manufacture method of mask layout minimal physical rule verification file |
| CN105740487B (en) * | 2014-12-09 | 2019-08-23 | 中芯国际集成电路制造(上海)有限公司 | Domain and schematic diagram consistency verification method based on Process design kit |
| CN105740487A (en) * | 2014-12-09 | 2016-07-06 | 中芯国际集成电路制造(上海)有限公司 | Method for verifying consistency between layout and schematic on basis of process design kit |
| CN105740494A (en) * | 2014-12-24 | 2016-07-06 | 三星电子株式会社 | Electronic Design Automation Method And Apparatus Thereof |
| CN105740494B (en) * | 2014-12-24 | 2020-11-17 | 三星电子株式会社 | Electronic design automation method and device thereof |
| CN106681966B (en) * | 2016-12-26 | 2019-09-13 | 北京华大九天软件有限公司 | A kind of the FPD domain marking convention check device and method of data-driven |
| CN106681966A (en) * | 2016-12-26 | 2017-05-17 | 北京华大九天软件有限公司 | Data-driven flat panel display (FPD) map mark rule check (MRC) device and method |
| CN109308374B (en) * | 2018-08-15 | 2023-06-13 | 上海华力集成电路制造有限公司 | Layout parameter extraction method for polygonal spiral inductance device |
| CN109308374A (en) * | 2018-08-15 | 2019-02-05 | 上海华力集成电路制造有限公司 | The domain parameter extraction method of polygonal spiral inductance component |
| CN111400993A (en) * | 2018-12-17 | 2020-07-10 | 上海新微技术研发中心有限公司 | Method, device and equipment for generating layout design rule verification graph and graph library |
| CN111400993B (en) * | 2018-12-17 | 2023-05-05 | 上海新微技术研发中心有限公司 | Layout design rule verification graph generation method, device, equipment and graph library |
| CN109635488B (en) * | 2018-12-26 | 2020-05-12 | 南京九芯电子科技有限公司 | Method and tool for designing process of panel display integrated circuit |
| CN109635488A (en) * | 2018-12-26 | 2019-04-16 | 南京九芯电子科技有限公司 | A kind of FPD integrated circuit technology design method and tool |
| CN112270146A (en) * | 2020-10-28 | 2021-01-26 | 中国科学院微电子研究所 | Process design toolkit development method and device, electronic equipment and storage medium |
| CN112270146B (en) * | 2020-10-28 | 2024-05-24 | 中国科学院微电子研究所 | Process design toolkit development method and device, electronic equipment and storage medium |
| CN112580296A (en) * | 2020-12-16 | 2021-03-30 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing a circuit layout |
| CN112580296B (en) * | 2020-12-16 | 2024-05-31 | 全芯智造技术有限公司 | Method, apparatus and storage medium for processing circuit layout |
| CN113361223A (en) * | 2021-06-09 | 2021-09-07 | 北京航空航天大学合肥创新研究院(北京航空航天大学合肥研究生院) | Spin electronic process design system for SOT-MRAM related circuit |
| WO2023197344A1 (en) * | 2022-04-11 | 2023-10-19 | 长鑫存储技术有限公司 | Layout and wiring method therefor, and comparison method, preparation method, device and storage medium |
| CN116187226A (en) * | 2022-11-17 | 2023-05-30 | 深圳华大九天科技有限公司 | Comparison method and comparison device for PDK engineering and electronic equipment |
| CN116187226B (en) * | 2022-11-17 | 2024-08-23 | 深圳华大九天科技有限公司 | Comparison method and comparison device for PDK engineering and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102368276A (en) | Flow method for automatically verifying correctness of electric rule file | |
| US12093618B2 (en) | Automated circuit generation | |
| US9852251B2 (en) | Manipulating parameterized cell devices in a custom layout design | |
| US7480878B2 (en) | Method and system for layout versus schematic validation of integrated circuit designs | |
| CN104933214B (en) | Method of designing integrated circuit and device | |
| US8806413B2 (en) | Gradient AOCV methodology enabling graph-based timing closure with AOCV timing models | |
| US20070044051A1 (en) | Method and system for validating a hierarchical simulation database | |
| CN109214023B (en) | Test method and device for process design toolkit | |
| US9177096B2 (en) | Timing closure using transistor sizing in standard cells | |
| US8954915B2 (en) | Structured placement of hierarchical soft blocks during physical synthesis of an integrated circuit | |
| US10997332B1 (en) | System and method for computing electrical over-stress of devices associated with an electronic design | |
| CN105740487A (en) | Method for verifying consistency between layout and schematic on basis of process design kit | |
| US8627247B1 (en) | Systems and methods for fixing pin mismatch in layout migration | |
| US11720733B2 (en) | Integrated circuit design system and method | |
| US7984398B1 (en) | Automated multiple voltage/power state design process and chip description system | |
| US20220075920A1 (en) | Automated Debug of Falsified Power-Aware Formal Properties using Static Checker Results | |
| CN105844012A (en) | Layout comparison schematic diagram verification method and device for discrete devices | |
| CN103810316A (en) | Method of Reducing Parasitic Mismatch | |
| US20180150585A1 (en) | Method for layout generation with constrained hypergraph partitioning | |
| US8261224B2 (en) | Computer program product, apparatus, and method for inserting components in a hierarchical chip design | |
| Bhattacharya et al. | Multilevel symmetry-constraint generation for retargeting large analog layouts | |
| Lim et al. | An optimal allocation algorithm of adjustable delay buffers and practical extensions for clock skew optimization in multiple power mode designs | |
| US7272808B1 (en) | On-chip variability impact simulation and analysis for circuit performance | |
| US8984468B1 (en) | Method to adaptively calculate resistor mesh in IC designs | |
| US10984164B1 (en) | Method, system, and product for generating and maintaining a physical design for an electronic circuit having sync group constraints for design rule checking |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20120307 |