CN102368125A - Liquid crystal display and driving method of liquid crystal display panel of same - Google Patents
Liquid crystal display and driving method of liquid crystal display panel of same Download PDFInfo
- Publication number
- CN102368125A CN102368125A CN2011103300803A CN201110330080A CN102368125A CN 102368125 A CN102368125 A CN 102368125A CN 2011103300803 A CN2011103300803 A CN 2011103300803A CN 201110330080 A CN201110330080 A CN 201110330080A CN 102368125 A CN102368125 A CN 102368125A
- Authority
- CN
- China
- Prior art keywords
- pixels
- row pixel
- pixel
- row
- display panels
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a liquid crystal display and a driving method of a liquid crystal display panel of the same. The liquid crystal display is characterized in that a pixel array structure of the liquid crystal display is a half source driving structure; a grid drive of the pixel array structure of the liquid crystal display provided by the invention directly configured on the liquid crystal display panel can drive the liquid crystal display panel by the aid of ingeniously arranging the coupling relation among pixels and data lines, so that the cost of the liquid crystal display can be reduced, and the way for a time order controller controlling the grid drive and a source electrode drive can be reduced.
Description
This case is an application number: 200910137642.5, and denomination of invention: the driving method of LCD and display panels thereof, the dividing an application of the patented claim of the applying date: 2009.4.27.
Technical field
The invention relates to a kind of plane display technique, and particularly relevant for the driving method of a kind of LCD and display panels thereof.
Background technology
In the middle of the pel array of display panels (pixel array) structure now, there is one type to be called as half source drive (half source driving is designated hereinafter simply as HSD) framework.The HSD framework is being borrowed the number with sweep trace to double and is being made the number of data line to reduce by half, and since the number of data line reduce by half, so the making price of source electrode driver (source driver) also can relatively reduce.
Fig. 1 illustrates the part synoptic diagram into a kind of display panels 100 of traditional HSD framework.The display panels 100 that Fig. 2 illustrates to Fig. 1 adopts the part of the panel driving technology of two-wire double-point inversion (two line two dot inversion) to drive sequential chart.Please merge with reference to Fig. 1 and Fig. 2; Display panels 100 has a plurality of pixel Pix that arrange with matrix-style; The pixel Pix that wherein is marked with the symbol of R1, G1, B1, R2, G2, B2 is the viewing area AA that is positioned at display panels 100; And the pixel Pix of the symbol of the unmarked R1 of having, G1, B1, R2, G2, B2 is dummy pixel (dummy pixel), and the periphery of position AA in the viewing area.
In addition, label S1～S4 is a data line; Label Sdum is the dummy data line; Label G1～G9 is a sweep trace; And label Gdum is illusory sweep trace.The driving sequential chart that Fig. 2 disclosed includes a plurality of control signal LD, POL, STVD, OE1～OE3, clock signal CLK that provided by time schedule controller (timing controller), and the video data SD that provided of source electrode driver (source driver).Wherein, control signal LD and POL are in order to the Controlling Source driver, and control signal STVD and OE1～OE3 are in order to control gate driver (gate driver).
Can know from Fig. 2 and to find out; Time schedule controller must provide manner of execution comparatively complicated control signal STVD and OE1～OE3; Be produced on Y side control panel (Y-Board to cause; Do not illustrate) on gate drivers be able to that respectively output scanning signal SS is last to sweep trace G1～G9, and control signal corresponding LD and POL are provided according to this again, be produced on X side control panel (X-Board to cause; Do not illustrate) on source electrode driver be able to the dotted arrow of Fig. 1 1. 2. 3. 4. the order of mark of passing through, and the video data SD of correspondence is write to each pixel Pix.
Based on above-mentioned know be; Though the display panels 100 that Fig. 1 disclosed can let the number of data line reduce by half; Thereby reduce the making price of source electrode driver; But can find from the driving sequential chart that Fig. 2 disclosed; It is quite complicated that the mode of time sequence controller grid driver and source electrode driver seems, and the line buffer of required use when must at least 3 of additional configuration in it being different from the driven panel (its because of source electrode driver with the dotted arrow of Fig. 1 pass through mark 1. 2. 3. 4. order contained the cause of 3 row pixels), use and keep in the required video data SD of per 3 row pixels respectively.In addition, for will be, must on Y side control panel, make the comparatively complicated gate drivers of circuit framework, thereby make that the whole making price of gate drivers can be drawn high significantly in response to such type of drive.
Summary of the invention
In view of this, the present invention proposes a kind of LCD, and the picture element array structure of its display panels is the HSD framework, and this display panels can directly be configured in the gate driver drive display panels on the substrate of display panels.
The present invention proposes a kind of LCD, comprising: a display panels comprises at least: 8 sweep traces; Article 2, data line; And a plurality of pixels, arrange with matrix-style; Wherein, the 1st sweep trace couples the odd number of pixels of the 1st row pixel; Article 2, sweep trace couples the even number pixel of the 1st row pixel; Article 3, sweep trace couples the odd number of pixels of the 2nd row pixel; Article 4, sweep trace couples the even number pixel of the 2nd row pixel; Article 5, sweep trace couples the even number pixel of the 3rd row pixel; Article 6, sweep trace couples the odd number of pixels of the 3rd row pixel; Article 7, sweep trace couples the even number pixel of the 4th row pixel; Article 8, sweep trace couples the odd number of pixels of the 4th row pixel; Odd number of pixels in each row pixel is connected with the even number pixel that adds in regular turn; Article 1, data line couples the 1st, 2 pixel of the 2nd row pixel and the 3rd, 4 pixel of the 3rd row pixel; And the 2nd data line couples the 1st, 2 pixel of the 4th row pixel and the 3rd, 4 pixel of the 5th row pixel.
The present invention provides a kind of driving method of display panels in addition; Wherein display panels has a plurality of pixels of arranging with matrix-style; And described driving method comprises: between the first phase in during a picture of LCD; First sweep signal and second sweep signal to the (4i+1) row pixel (i is the integer more than or equal to 0) are provided simultaneously; Use all pixels of opening in (4i+1) row pixel, and provide a plurality of first video datas accordingly to write to all pixels in (4i+1) row pixel respectively; And the second phase in during said picture; Second sweep signal to the (4i+1) row pixel is provided; Use all dual pixels of opening in (4i+1) row pixel, and provide a plurality of second video datas accordingly to write to all dual pixels in (4i+1) row pixel respectively.
The present invention provides a kind of driving method of display panels in addition; Wherein display panels has a plurality of pixels of arranging with matrix-style; And said driving method comprises: between the first phase in during a picture of LCD; First sweep signal and second sweep signal to the i row pixel (i is a positive integer) are provided simultaneously, use all pixels of opening in the i row pixel, and provide a plurality of first video datas accordingly to write to all pixels in the i row pixel respectively; And the second phase in during said picture; Second sweep signal and the 3rd sweep signal to the i row and (i+1) row pixel are provided respectively; Use open in the i row pixel the odd or dual pixel in odd or dual pixel and (i+1) row pixel, and provide a plurality of second video datas accordingly to write to the odd or dual pixel in the i row pixel respectively.
Based on above-mentioned; The picture element array structure of the display panels of LCD provided by the present invention is the HSD framework; And, thereby make the display panels of LCD provided by the present invention be able to directly to be configured in the gate driver drive display panels on the substrate of display panels by the relation that couples between each pixel of ingenious arrangement and each data line.Thus, not only can reduce the whole making price of gate drivers, and more can reduce the mode of time sequence controller grid driver and source electrode driver.
Will be appreciated that above-mentioned general description and following embodiment are merely exemplary and illustrative, it can not limit the scope that institute of the present invention desire is advocated.
Description of drawings
Fig. 1 illustrates the part synoptic diagram into a kind of display panels 100 of traditional HSD framework;
The display panels 100 that Fig. 2 illustrates to Fig. 1 adopts the part of the panel driving technology of two-wire double-point inversion (two line two dot inversion) to drive sequential chart;
Fig. 3 illustrates the system block diagrams into the LCD 300 of the present invention's one example embodiment;
The display panels 301 that Fig. 4 illustrates to the present invention's one example embodiment adopts the part of the panel driving technology of two-wire double-point inversion to drive sequential chart;
Fig. 5 illustrates the driving method process flow diagram into the display panels of the present invention's one example embodiment.
Wherein Reference numeral is:
100: display panels
300: LCD
301: display panels
303: left gate drivers
305: right gate drivers
307: source electrode driver
309: time schedule controller
311: backlight module
Pix: pixel
AA: viewing area
S1～S4: data line
Sdum: dummy data line
G1～G9: sweep trace
Gdum: illusory sweep trace
LD, POL, STVD, OE1～OE3, VSTL, CKL, XCKL, VSTR, CKR, XCKR: control signal
CLK: clock signal
SS: sweep signal
SD: video data
FP: during the picture
1. 2. 3. 4.: the order that writes video data
T1～T8: during in during the picture
S501, S503: each step of driving method process flow diagram of the display panels of the present invention's one example embodiment
Embodiment
Existing with detailed reference example embodiment of the present invention, the instance of said example embodiment will be described in the accompanying drawings.In addition, all possibility parts, the identical or similar portions of element/member/symbology of use same numeral in graphic and embodiment.
Fig. 3 illustrates the system block diagrams into the LCD 300 of the present invention's one example embodiment.Please with reference to Fig. 3; LCD 300 comprises display panels 301, left gate drivers 303, right gate drivers 305, source electrode driver 307, time schedule controller 309, and in order to the backlight module 311 of the required backlight of display panels 301 to be provided.Wherein, Have multi-strip scanning line G1～G8 in the display panels 301 and (show 8 sweep traces among Fig. 3; But not as restriction), 1 dummy data line Sdum, many data line S1～S4 (show 1 dummy data line Sdum, 4 data lines among Fig. 3; But not as restriction), and a plurality of pixel Pix (being not restriction with the number of pixels that is illustrated among Fig. 3) that forms that arranges with matrix-style.
In this example embodiment, i bar sweep trace couples (4j+1) individual and (4j+3) individual pixel of i row pixel, and wherein i is the odd number positive integer, and j is more than or equal to 0 positive integer.(i+1) bar sweep trace couples (4j+2) individual and (4j+4) individual pixel of i row pixel.R bar data line couple (2r+1) row and (4k+1) of (2r+2) row pixel individual with (4k+2) individual pixel and (2r+3) row and (2r+4) row pixel (4k+3) individual with (4k+4) pixel, wherein r, k are for more than or equal to 0 positive integer (the 0th data line is the dummy data line Sdum among Fig. 3).
What deserves to be mentioned is that at this number of all sweep traces in the display panels 301 is an even number, and the number of all data lines in the display panels 301 is an odd number.Dummy data line Sdum couples (4k+3) individual and (4k+4) pixel of the 1st row and the 2nd row pixel; And a plurality of in the display panels 301 arrange the viewing area AA that the 1st row and the 2nd row pixel in the pixel that forms is not positioned at display panels 301 with matrix-style; That is to say; These pixels can be regarded as dummy pixel (dummy pixel), can be used for balanced load or consider the arrangement repeatability on the pel array and be provided with.
The pixel array architecture of the display panels 301 that from Fig. 3, is disclosed is half source drive (HSD) framework, so the number of sweep trace can double, and the number of data line can reduce by half.Also also because of so, because the number of data line reduces by half, so the making price of source electrode driver 307 can relatively reduce.
In addition, because the number of sweep trace can double, so if adopt tradition mode of manufacturing grid driver on Y side control panel can increase cost of manufacture.In view of this; This example embodiment directly is formulated in left gate drivers 303 on the substrate (for example glass substrate) of display panels 301 with right gate drivers 305; And use the mode of bilateral driven sweep line, to reduce the whole making price of gate drivers effectively.
Clearer; Left side gate drivers 303 directly is configured in the side (for example left side) on the glass substrate of display panels 301; And couple the odd number bar sweep trace of display panels 301, provide first sweep signal to all the odd number bar sweep traces in all sweep traces in the display panels 301 in order to sequence.Wherein, the running of left gate drivers 303 is controlled by control signal VSTL, CKL, the XCKL that time schedule controller 309 is provided.
In addition; Right gate drivers 305 directly is configured in the opposite side (for example right side) on the glass substrate of display panels 301; And couple the even number bar sweep trace of display panels 301, provide second sweep signal to all the even number bar sweep traces in all sweep traces in the display panels 301 in order to sequence.Wherein, the running of right gate drivers 305 is controlled by control signal VSTR, CKR, the XCKR that time schedule controller 309 is provided.Certainly, right gate drivers 305 also can be on the glass substrate that directly is configured in left gate drivers 303 the same sides.
Benly here be; The method that left side gate drivers 303 and right gate drivers 305 directly are configured on the glass substrate of display panels 301 is preferably when the element of the pixel Pix that makes display panels 301, uses for example film (thin film), photoetching (photo), etching (etching) ... etc. technology be produced on the glass substrate simultaneously.
For the operation principles of LCD 300 will more clearly be described, the display panels 301 that Fig. 4 illustrates to the present invention's one example embodiment adopts the part of the panel driving technology of two-wire double-point inversion (two line two dot inversion) to drive sequential chart.Please merge with reference to Fig. 3 and Fig. 4; Should find out easily from the drive waveforms figure that Fig. 4 disclosed; Left side gate drivers 303 is controlled by control signal VSTL, CKL, XCKL and VSTR, CKR, the XCKR that time schedule controller 309 is provided respectively with right gate drivers 305, provides sweep signal SS last to display panels 301 interior corresponding scanning line G1～G8 and intersect to cooperate with sequence.
In addition, source electrode driver 307 is controlled by control signal LD and the POL that time schedule controller 309 is provided at least, to provide corresponding video data SD last to each data line S1～S4.Thus, source electrode driver 307 will be with the dotted arrow of Fig. 3 1. 2. 3. 4. the order of mark of passing through, and the video data SD of correspondence is write to each pixel Pix.
Clearer; (frame period during a picture of LCD 300; T1 between the first phase FP); Time schedule controller 309 can be controlled a left side, and output scanning signal SS are to sweep trace G1 and G2 (i.e. the 1st row pixel) simultaneously with right gate drivers 303 and 305, and the active member of using in all pixel Pix that open in the 1st row pixel (for example is a thin film transistor (TFT), TFT); And Controlling Source driver 307 provides the first video data SD of a plurality of correspondences, to write to all the pixel Pix in the 1st row pixel respectively.
Then; Second phase T2 during same picture in the FP; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 difference output scanning signal SS to sweep trace G2 and G3 (i.e. the 1st and the 2nd row pixel); Use in active member (TFT) and the 2nd row pixel in all dual pixel Pix that open in the 1st row pixel the active member (TFT) in the odd pixel Pix, and the second video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to all the dual pixel Pix in the 1st row pixel respectively.
Yet; Because when second phase T2; Right gate drivers 305 can't output scanning signal SS to sweep trace G4 (i.e. the 2nd row pixel); Even if so the odd pixel Pix in the 2nd row pixel has been unlocked in second phase T2, a plurality of second video data SD that source electrode driver 307 is provided at this moment can not be written into all the pixel Pix in the 2nd row pixel yet.
Similarly; Second phase T3 during same picture in the FP; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 while output scanning signal SS to sweep trace G3 and G4 (i.e. the 2nd row pixel); Use the active member (TFT) in all pixel Pix that open in the 2nd row pixel, and the 3rd video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to all the pixel Pix in the 2nd row pixel respectively.
Then; T4 between the fourth phase during same picture in the FP; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 difference output scanning signal SS to sweep trace G4 and G5 (i.e. the 2nd row and the 3rd row pixel); Use the active member (TFT) in all dual pixel Pix that open in the 2nd row and the 3rd row pixel, and the 4th video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to all the dual pixel Pix in the 2nd row pixel respectively.
Yet; During owing to T4 between the fourth phase; Right gate drivers 305 can't output scanning signal SS to sweep trace G6 (i.e. the 3rd row pixel); Even if so all the dual pixel Pix T4 between the fourth phase in the 3rd row pixel are unlocked, a plurality of the 4th video data SD that source electrode driver 307 is provided at this moment can not be written into all the pixel Pix in the 3rd row pixel yet.
Similarly; T5 between the fifth phase during same picture in the FP; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 while output scanning signal SS to sweep trace G5 and G6 (i.e. the 3rd row pixel); Use the active member (TFT) in all pixel Pix that open in the 3rd row pixel, and the 5th video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to all the pixel Pix in the 3rd row pixel respectively.
Then; T6 during during same picture in the FP the 6th; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 difference output scanning signal SS to sweep trace G6 and G7 (i.e. the 3rd row and the 4th row pixel); Use active member (TFT) and the active member (TFT) in all the dual pixel Pix in the 4th row pixel in the odd pixel Pix of institute that opens in the 3rd row pixel, and the 6th video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to the odd pixel Pix in the 3rd row pixel respectively.
Yet; During owing to T6 during the 6th; Right gate drivers 305 can't output scanning signal SS to sweep trace G8 (i.e. the 4th row pixel); Even if so all the dual pixel Pix T6 during the 6th in the 4th row pixel are unlocked, a plurality of the 6th video data SD that source electrode driver 307 is provided at this moment can not be written into all the pixel Pix in the 4th row pixel yet.
Similarly; T7 during during same picture in the FP the 7th; Time schedule controller 309 can be controlled a left side and right gate drivers 303 and 305 while output scanning signal SS to sweep trace G7 and G8 (i.e. the 4th row pixel); Use the active member (TFT) in all pixel Pix that open in the 4th row pixel, and the 7th video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to all the pixel Pix in the 4th row pixel respectively.
Then; T8 during during same picture in the FP the 8th; Time schedule controller 309 can a control left side (illustrate to sweep trace G8 and G9 with right gate drivers 303 and 305 difference output scanning signal SS; I.e. the 4th row and the 5th row pixel), use open in the 4th row pixel the odd pixel Pix in odd pixel and the 5th row pixel, and the 8th video data SD that Controlling Source driver 307 provides a plurality of correspondences is to write to the odd pixel Pix in the 4th row pixel respectively.
Yet; During owing to T8 during the 8th; Right gate drivers 305 can't output scanning signal SS (illustrate to sweep trace G10; I.e. the 5th row pixel), so even if the odd pixel Pix of the institute T8 during the 8th in the 5th row pixel has been unlocked, a plurality of the 8th video data SD that source electrode driver is provided for 307 this moments can not be written into all the pixel Pix in the 5th row pixel yet.
Similarly; During same picture during the 8th of FP the after the T8; Time schedule controller 309 can be circulation with T1～T8 during the above-mentioned the first to the 8th; And a control left side and right gate drivers 303 and 305 and source electrode driver 307 write to per four row pixels with the video data SD with correspondence, till during next picture.
For instance; FP during the same picture the 9th to the 16 during; Time schedule controller 309 can a control left side and right gate drivers 303 and 305 and source electrode driver 307; Write to the 5th row pixel to the 8 row pixels with the video data SD with correspondence, wherein the 5th row are identical with the 2nd row pixel with the 1st row with the order that the 6th row pixel is written into corresponding video data SD, and the 7th row are identical with the 4th row pixel with the 3rd row with the order that the 8th row pixel is written into corresponding video data SD.
In addition; Between the 17 to the 20 fourth phase of FP during the same picture, time schedule controller 309 can a control left side and right gate drivers 303 and 305 and source electrode driver 307, writes to the 9th row pixel to the 12 row pixels with the video data SD with correspondence; Please the rest may be inferred, so repeat no more.
Know based on above-mentioned; The picture element array structure of the display panels 301 of this example embodiment is the HSD framework; And, thereby make display panels 301 be able to directly to be configured in a left side and right gate drivers 303 and 305 drivings on the glass substrate of display panels 301 by the relation that couples between each pixel of ingenious arrangement and each data line.Thus, not only can reduce a left side and right gate drivers 303 and 305 making prices, and more can reduce time schedule controller 309 control left sides and right gate drivers 303 and 305 and the mode of source electrode driver 307.
In addition, because time schedule controller 309 can a control left side and right gate drivers 303 and 305 and source electrode driver 307, video data SD is write to one by one each row pixel.The line buffer (line buffer) of required use gets final product when therefore, only needing one of additional configuration to be different from the driven panel in the time schedule controller 309 of this example embodiment.By this, compared to prior art, the cost of the time schedule controller 309 of this example embodiment also can be reduced effectively.
Moreover, can find out from the driving sequential chart that Fig. 4 disclosed, in order to the control signal POL that determines the driving polarity that every data line S1～S4 is last only can be during a picture of LCD 100 the FP conversion once.In other words, the driving polarity of the received video data SD of the row of each in the display panels 301 pixels is that FP just changes once during a picture of LCD 100.Thus, source electrode driver 307 whole power consumptions can be reduced significantly.
Based on the content that above-mentioned example embodiment disclosed, below will converge the driving method of putting in order out a kind of display panels.
Fig. 5 illustrates the driving method process flow diagram into the display panels of the present invention's one example embodiment.Please with reference to Fig. 5; The driving method of this example embodiment is suitable for driving the display panels with a plurality of pixels of arranging with matrix-style; And it comprises: between the first phase in during a picture of LCD; First sweep signal and second sweep signal to the i row pixel (i is a positive integer) are provided simultaneously, use all pixels of opening in the i row pixel, and provide a plurality of first video datas accordingly to write to all pixels (step S501) in the i row pixel respectively; And the second phase in during said picture; Second sweep signal and the 3rd sweep signal to the i row and (i+1) row pixel are provided respectively; Use open in the i row pixel the odd or dual pixel in odd or dual pixel and (i+1) row pixel, and provide a plurality of second video datas accordingly to write to the odd or dual pixel (step S503) in the i row pixel respectively.
In sum; The picture element array structure of the display panels of LCD provided by the present invention is the HSD framework; And by the relation that couples between each pixel of ingenious arrangement and each data line, thus make the display panels of LCD provided by the present invention be able to directly to be configured on the substrate of display panels gate driver drive it.Thus, not only can reduce the whole making price of gate drivers, and more can reduce the mode of time sequence controller grid driver and source electrode driver.
Though the present invention discloses as above with a preferred embodiment; Right its is not in order to limit the present invention; Under the situation that does not deviate from spirit of the present invention and essence thereof; Those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.
Claims (18)
1. a LCD is characterized in that, comprising:
One display panels comprises at least:
Article 8, sweep trace;
Article 2, data line; And
A plurality of pixels are arranged with matrix-style;
Wherein, the 1st sweep trace couples the odd number of pixels of the 1st row pixel;
Article 2, sweep trace couples the even number pixel of the 1st row pixel;
Article 3, sweep trace couples the odd number of pixels of the 2nd row pixel;
Article 4, sweep trace couples the even number pixel of the 2nd row pixel;
Article 5, sweep trace couples the even number pixel of the 3rd row pixel;
Article 6, sweep trace couples the odd number of pixels of the 3rd row pixel;
Article 7, sweep trace couples the even number pixel of the 4th row pixel;
Article 8, sweep trace couples the odd number of pixels of the 4th row pixel;
Odd number of pixels in each row pixel is connected with the even number pixel that adds in regular turn;
Article 1, data line couples the 1st, 2 pixel of the 2nd row pixel and the 3rd, 4 pixel of the 3rd row pixel; And
Article 2, data line couples the 1st, 2 pixel of the 4th row pixel and the 3rd, 4 pixel of the 5th row pixel.
2. LCD as claimed in claim 1 is characterized in that, also comprises:
One first grid driver directly is configured in the side on the substrate of this display panels, and couples the odd number bar sweep trace of those sweep traces, in order to sequence one first sweep signal of the odd number bar sweep trace of those sweep traces is provided,
Wherein, this first grid driver and those pixels are for be produced on this substrate simultaneously.
3. LCD as claimed in claim 2 is characterized in that, also comprises:
One second grid driver directly is configured on this substrate, and couples the even number bar sweep trace of those sweep traces, in order to sequence one second sweep signal of even number bar sweep trace is provided,
Wherein, this second grid driver and those pixels are for be produced on this substrate simultaneously.
4. LCD as claimed in claim 3 is characterized in that, this second grid driver correspondence is arranged on the same side of this first grid driver.
5. LCD as claimed in claim 3 is characterized in that, this second grid driver correspondence is arranged on the offside of this first grid driver.
6. LCD as claimed in claim 3 is characterized in that, each the row pixel in this display panels can receive the video data of a correspondence respectively through those data lines.
7. LCD as claimed in claim 6 is characterized in that, it is during a picture of this LCD, to change once that one of this video data that each the row pixel in this display panels is received drives polarity.
8. LCD as claimed in claim 6 is characterized in that, also comprises:
The one source pole driver couples this display panels, provides this video data to those data lines in order to correspondence;
Time schedule controller couples and controls the running of this first grid driver, this second grid driver and this source electrode driver; And
One backlight module is in order to provide this display panels required backlight.
9. LCD as claimed in claim 1 is characterized in that, this display panels also comprises:
One dummy data line, couple the 1st the row pixel the 3rd, 4 pixel.
10. the driving method like each described display panels among the claim 1-9 is characterized in that, this display panels has a plurality of pixels of arranging with matrix-style, and this driving method comprises:
Between the first phase in during a picture of a LCD; One first sweep signal and one second sweep signal to the, 1 row pixel are provided simultaneously; Use all pixels of opening in the 1st row pixel, and provide a plurality of first video datas accordingly to write to those pixels in the 1st row pixel respectively; And
Second phase in during this picture; This second sweep signal to the, 1 row pixel is provided; Use all even number pixels of opening in the 1st row pixel, and provide a plurality of second video datas accordingly to write to those even number pixels in the i row pixel respectively.
11. the driving method of display panels as claimed in claim 10 is characterized in that, also comprises:
During this second picture, provide one the 3rd sweep signal to the 2 row pixels, use all odd number of pixels of opening in the 2nd row pixel.
12. the driving method of display panels as claimed in claim 11 is characterized in that, also comprises:
Between the third phase in during this picture; The 3rd sweep signal and one the 4th sweep signal to the, 2 row pixels are provided simultaneously; Use all pixels of opening in the 2nd row pixel, and provide a plurality of the 3rd video datas accordingly to write to those pixels in the 2nd row pixel respectively; And
Between the fourth phase in during this picture; Provide the 4th sweep signal to the 2 row pixels; Use all even number pixels of opening in the 2nd row pixel, and provide a plurality of the 4th video datas accordingly to write to those even number pixels in the 2nd row pixel respectively.
13. the driving method of display panels as claimed in claim 12 is characterized in that, also comprises:
During the 4th picture, provide one the 5th sweep signal to the 3 row pixels, use all even number pixels of opening in the 3rd row pixel.
14. the driving method of display panels as claimed in claim 13 is characterized in that, also comprises:
Between the fifth phase in during this picture; The 5th sweep signal and one the 6th sweep signal to the, 3 row pixels are provided simultaneously; Use all pixels of opening in the 3rd row pixel, and provide a plurality of the 5th video datas accordingly to write to those pixels in the 3rd row pixel respectively; And
During in during this picture the 6th; Provide the 6th sweep signal to the 3 row pixels; Use all odd number of pixels of opening in the 3rd row pixel, and provide a plurality of the 6th video datas accordingly to write to those odd number of pixels in the 3rd row pixel respectively.
15. the driving method of display panels as claimed in claim 14 is characterized in that, also comprises:
During the 6th, also provide one the 7th sweep signal to the 4 row pixels, use all even number pixels of opening in the 4th row pixel.
16. the driving method of display panels as claimed in claim 15 is characterized in that, also comprises:
During in during this picture the 7th; The 7th sweep signal and one the 8th sweep signal to the, 4 row pixels are provided simultaneously; Use all pixels of opening in the 4th row pixel, and provide a plurality of the 7th video datas accordingly to write to those pixels in the 4th row pixel respectively; And
During in during this picture the 8th; Provide the 8th sweep signal to the 4 row pixels; Use all odd number of pixels of opening in the 4th row pixel, and provide a plurality of the 8th video datas accordingly to write to those odd number of pixels in the 4th row pixel respectively.
17. the driving method of display panels as claimed in claim 16 is characterized in that, it is during this picture, to change once that one of this video data that each the row pixel in this display panels is received drives polarity.
18. the driving method like each described display panels among the claim 1-9 is characterized in that, this display panels has a plurality of pixels of arranging with matrix-style, and this driving method comprises:
Between the first phase in during a picture of a LCD; One first sweep signal and one second sweep signal to the i row pixel are provided simultaneously; Use all pixels of opening in the i row pixel; And provide a plurality of first video datas to write to those pixels in the i row pixel respectively accordingly, i is a positive integer; And
Second phase in during this picture; This second sweep signal and one the 3rd sweep signal to the i row and (i+1) row pixel are provided respectively; Use the odd or dual pixel in the institute of opening in the i row pixel odd or dual pixel and (i+1) row pixel, and provide accordingly a plurality of second video datas with write to respectively in the i row pixel those very or dual pixels.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110330080.3A CN102368125B (en) | 2009-04-27 | 2009-04-27 | Liquid crystal display and driving method of liquid crystal display panel of same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110330080.3A CN102368125B (en) | 2009-04-27 | 2009-04-27 | Liquid crystal display and driving method of liquid crystal display panel of same |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910137642A Division CN101546056A (en) | 2009-04-27 | 2009-04-27 | Liquid crystal display and driving method of liquid crystal display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102368125A true CN102368125A (en) | 2012-03-07 |
| CN102368125B CN102368125B (en) | 2014-07-09 |
Family
ID=45760695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110330080.3A Active CN102368125B (en) | 2009-04-27 | 2009-04-27 | Liquid crystal display and driving method of liquid crystal display panel of same |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102368125B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104407479A (en) * | 2014-12-02 | 2015-03-11 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and display device |
| CN105206245A (en) * | 2015-11-02 | 2015-12-30 | 京东方科技集团股份有限公司 | Pixel structure, driving method, array substrate, driving circuit and display device |
| WO2017101161A1 (en) * | 2015-12-14 | 2017-06-22 | 深圳市华星光电技术有限公司 | Hsd structure-based display panel and display device |
| CN107422556A (en) * | 2017-07-31 | 2017-12-01 | 广东欧珀移动通信有限公司 | Array base palte, display panel and electronic equipment |
| WO2017219400A1 (en) * | 2016-06-22 | 2017-12-28 | 深圳市华星光电技术有限公司 | Hsd liquid crystal display panel and liquid crystal display device |
| CN113066424A (en) * | 2019-12-31 | 2021-07-02 | 财团法人工业技术研究院 | Pixel array and matrix sensor array with gate driver |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101286506B1 (en) * | 2006-06-19 | 2013-07-16 | 엘지디스플레이 주식회사 | Liquid crystal display device and driving method thereof |
| JP5115001B2 (en) * | 2007-03-29 | 2013-01-09 | カシオ計算機株式会社 | Display panel and matrix display device using the same |
| CN101236344B (en) * | 2008-03-11 | 2011-06-01 | 友达光电股份有限公司 | Liquid crystal display device and driving method thereof |
-
2009
- 2009-04-27 CN CN201110330080.3A patent/CN102368125B/en active Active
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104407479A (en) * | 2014-12-02 | 2015-03-11 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and display device |
| WO2016086520A1 (en) * | 2014-12-02 | 2016-06-09 | 深圳市华星光电技术有限公司 | Liquid crystal display panel and display device |
| CN104407479B (en) * | 2014-12-02 | 2017-07-21 | 深圳市华星光电技术有限公司 | A kind of liquid crystal display panel and display device |
| US9958738B2 (en) | 2014-12-02 | 2018-05-01 | Shenzhen China Star Optoelectronics Technology Co., Ltd. | Liquid crystal display panel and display device |
| CN105206245A (en) * | 2015-11-02 | 2015-12-30 | 京东方科技集团股份有限公司 | Pixel structure, driving method, array substrate, driving circuit and display device |
| WO2017101161A1 (en) * | 2015-12-14 | 2017-06-22 | 深圳市华星光电技术有限公司 | Hsd structure-based display panel and display device |
| WO2017219400A1 (en) * | 2016-06-22 | 2017-12-28 | 深圳市华星光电技术有限公司 | Hsd liquid crystal display panel and liquid crystal display device |
| CN107422556A (en) * | 2017-07-31 | 2017-12-01 | 广东欧珀移动通信有限公司 | Array base palte, display panel and electronic equipment |
| CN113066424A (en) * | 2019-12-31 | 2021-07-02 | 财团法人工业技术研究院 | Pixel array and matrix sensor array with gate driver |
| CN113066424B (en) * | 2019-12-31 | 2022-07-26 | 财团法人工业技术研究院 | Pixel array and matrix sensor array with gate driver |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102368125B (en) | 2014-07-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI386742B (en) | Liquid crystal display and method for driving liquid crystal display panel thereof | |
| CN101546056A (en) | Liquid crystal display and driving method of liquid crystal display panel | |
| US9741299B2 (en) | Display panel including a plurality of sub-pixel | |
| KR101862347B1 (en) | Display and display set having the same | |
| JP5618397B2 (en) | Liquid crystal display | |
| CN100443960C (en) | Display driving device and method and liquid crystal display apparatus having the same | |
| JP4668892B2 (en) | Liquid crystal display device and driving method thereof | |
| KR100716684B1 (en) | Gate line driving circuit | |
| KR101006450B1 (en) | Liquid crystal display | |
| CN102819157B (en) | Display panels and display device | |
| US8232943B2 (en) | Liquid crystal display device | |
| CN101419372B (en) | LCD and liquid crystal display board thereof | |
| US20100302215A1 (en) | Liquid crystal display device and liquid crystal display panel thereof | |
| US7268764B2 (en) | Liquid crystal display and driving method thereof | |
| JP2008116964A (en) | Liquid crystal display device and method of driving the same | |
| CN101178495B (en) | Liquid crystal display device and method of driving the same | |
| KR20070059340A (en) | Liquid crystal display | |
| US8717271B2 (en) | Liquid crystal display having an inverse polarity between a common voltage and a data signal | |
| JP2007219469A (en) | Multiplexer, display panel, and electronic device | |
| CN102368125B (en) | Liquid crystal display and driving method of liquid crystal display panel of same | |
| US20110069046A1 (en) | Pixel array and driving method thereof and display panel employing the pixel array | |
| US8624814B2 (en) | Liquid crystal display and inversion driving method thereof | |
| US20160267858A1 (en) | Liquid crystal display | |
| KR20030091718A (en) | Display apparatus | |
| KR101272177B1 (en) | Rotation driving method for liquid crystal display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20161220 Address after: Jiangsu Longteng economic and Technological Development Zone Kunshan Road No. 6 Patentee after: AU Optronics (Kunshan) Co., Ltd. Address before: Taiwan, China Hsinchu science and Technology Industrial Park, Hsinchu Road, No. two, No. 1 Patentee before: Youda Photoelectric Co., Ltd. |
|
| TR01 | Transfer of patent right |