CN102339341A - Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation - Google Patents
Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation Download PDFInfo
- Publication number
- CN102339341A CN102339341A CN2010102365331A CN201010236533A CN102339341A CN 102339341 A CN102339341 A CN 102339341A CN 2010102365331 A CN2010102365331 A CN 2010102365331A CN 201010236533 A CN201010236533 A CN 201010236533A CN 102339341 A CN102339341 A CN 102339341A
- Authority
- CN
- China
- Prior art keywords
- circuit
- gauze
- signal
- simulation result
- confirm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a method for automatically controlling precision of parasitic parameters during physical layout simulation and belongs to the field of design automation of an integrated circuit. The method comprises the following steps of: utilizing a circuit level simulation result as input, analyzing frequency variation and amplitude variation of signals, classifying devices and nets, determining sensitive nets and sensitive devices as well as main noise source devices and noise source nets, and positioning the devices and physical nets by utilizing the LVS (Linux virtual server ) principle, thus classifying precision control of extracted areas and further supporting the situation that different precision controls are adopted to extract parasitic parameters in different areas. The method can be used for effectively diminishing the calculation scale, improving the parasitic parameter extraction precision, accelerating the simulation speed of a follow-up circuit and ensuring the simulation accuracy of the follow-up circuit.
Description
Technical field
The present invention relates to the IC design automatic field, be specifically related to a kind of physical layout emulation and control the method that parasitic parameter extracts precision automatically.
Background technology
Emulation is to confirm whether design satisfies the criteria physical layout need carry out gate leve emulation/circuit stages earlier before design before; Physical layout design well afterwards also need be carried out simulating, verifying; The circuit stages post-simulation is one of important step of IC design; It is last checking link of decision IC design win or lose in the design cycle, with circuit stages post-simulation tight association after the physical layout design be that parasitic parameter extracts, it is directly connected to the accuracy of circuit stages post-simulation.On the one hand, parasitic parameter extracts the too high very big extraction cost of expense that needs of precision; Simulation velocity can be improved though utilize model to merge, but the circuit simulation time can be increased exponentially.On the other hand, it is low excessively that parasitic parameter extracts precision, can reduce the accuracy of emulation, and the circuit post-simulation was exactly in order to verify the accuracy of physical layout design originally, obvious, and it is impracticable that precision is extracted in reduction.
Comprise various numerals, simulation and radio circuit on the system on a ship chip, the circuit speed scope to tens GHz, need adopt different extraction precision strategies to different circuit from 0Hz for this reason.Therefore at present the unified high-precision method of extraction of current employing is unworkable at all.
Summary of the invention
On system on a ship chip in the solution prior art; Can't improve the problem of physical layout simulation velocity owing to comprise various numerals, simulation and radio circuit; The present invention provides a kind of characteristic according to system on a ship; Different regional areas are taked different extraction precision, do not influencing the method that improves the parasitic parameter extraction rate under the subsequent conditioning circuit emulation accuracy precondition, said method comprises:
Step 1: simulation result data before input gate leve circuit meshwork list/circuit meshwork list/circuit diagram data, physical layout data and gate leve simulation result and/or the circuit stages;
Step 2: simulation result before said gate leve simulation result and/or the circuit stages is carried out data analysis, draw the type of the online signal of circuitry lines;
Step 3: said gate level circuit net table/circuit meshwork list/circuit diagram data are carried out circuit analysis; And according to the analysis result of simulation result before circuit analysis result and said gate leve simulation result and/or the circuit stages; Device and gauze are classified, confirm Primary Component and crucial gauze; According to the signal flow paths and the link information of each device on signal flow paths that the circuit analysis result confirms, confirm responsive gauze and Sensitive Apparatus; According to said signal change frequency and amplitude of variation, confirm noise source device and noise source gauze in the classification;
Step 4: confirm each device and the position of gauze on physical layout in the classification results;
Step 5: classify according to confirming that the position, back is controlled the precision in said physical layout extraction zone;
Step 6: the parasitic parameter extraction procedure is passed in sorted each regional precision control information.
Said step 2 specifically comprises:
Step 21: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, confirm the change frequency of corresponding signal in simulation process with maximum variation of the signal in the unit interval;
Step 22: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, the minimum value and the maximal value that draw respective signal are confirmed the amplitude of variation of this signal in simulation process with this;
Step 23:, confirm that corresponding signal is that digital signal change or simulating signal change in simulation process according to each signal numerical value in the simulation result before gate leve simulation result and/or circuit stages.
Said step 4 specifically comprises:
Step 41: utilize extraction algorithm extraction device and physics gauze;
Step 42: utilize image isomorphism algorithm or LVS principle positioning devices and the position of physics gauze on physical layout.
Said step 5 specifically comprises:
Step 51: said physical layout is carried out area dividing;
Step 52:, confirm regional endoparasitism parameter extraction control accuracy according to the device in the zone and the classification of gauze;
Step 53: if region memory extracts control accuracy at multiple parasitic parameter, further the zoning only has a kind of parasitic parameter to extract control accuracy in each zone.
Said step 52 is specially: according to the device in the zone and the classification results of gauze, extract the precision control table based on parasitic parameter, confirm that the parasitic parameter in the zone extracts the precision controlling value; Choose maximum precision controlling value and extract control accuracy as the parasitic parameter in the said zone.
The method that the present invention proposes relates to the technological category of integrated circuit physical layout design robotization; To the integrated circuit physical layout design; Based on area of computer aided, former analysis of simulation result adopts different accuracy control to extract parasitic parameter as the basis to zones of different; Under the prerequisite of guaranteeing subsequent conditioning circuit emulation accuracy, parasitic parameter extraction rate and subsequent conditioning circuit simulation speed have been improved.Simulation result is as input before utilizing circuit stages; Analyze the change frequency and the amplitude of variation of signal; Again device and gauze are classified, confirm responsive gauze and Sensitive Apparatus and overriding noise source device and noise source gauze, utilize LVS principle positioning devices and physics gauze; In view of the above the precision control of extracting the zone is classified, thereby support to take different precision control to extract parasitic parameter zones of different.The present invention can dwindle the calculating scale effectively, improves parasitic parameter extraction precision and improve the subsequent conditioning circuit simulation velocity, does not lose the accuracy of subsequent conditioning circuit emulation again.
Description of drawings
Fig. 1 is that the method flow diagram that parasitic parameter extracts precision is controlled in the physical layout emulation that the embodiment of the invention provides automatically;
Fig. 2 is the process flow diagram that step 3 in the method that parasitic parameter extracts precision is controlled in physical layout emulation that the embodiment of the invention provides automatically;
Fig. 3 is step 1 an analytic process synoptic diagram of the present invention;
Fig. 4 is step 2 an analytic process synoptic diagram of the present invention;
Fig. 5 is step 3 an analytic process synoptic diagram of the present invention;
Fig. 6 is step 4 an analytic process synoptic diagram of the present invention;
Fig. 7 is step 5 an analytic process synoptic diagram of the present invention;
Fig. 8 is step 6 an analytic process synoptic diagram of the present invention.
Embodiment
In order to understand the present invention in depth, the present invention is elaborated below in conjunction with accompanying drawing and specific embodiment.
Method of the present invention is that the simulation result before the layout design is analyzed; Confirm the susceptibility of interior device of circuit and gauze; Utilize LVS principle positioning devices and the gauze position in physical layout; Confirm that according to the susceptibility of device and gauze the parasitic parameter of corresponding region extracts precision, zones of different is extracted the parasitic parameter of circuit under the different control accuracies of appointment, improved the parasitic parameter extraction rate of total system level IC chip.Referring to Fig. 1, this method concrete steps are following:
Step 101: simulation result data before input gate leve circuit meshwork list/circuit meshwork list/circuit diagram data, physical layout data and gate leve simulation result and/or the circuit stages;
Wherein, circuit meshwork list data and circuit diagram data are of equal value, also can be by the existing software instrument by circuit diagram generative circuit net table, but this programme only is the receiving circuit diagram data, utilizes the data analysis result to confirm the subsequent treatment mode;
Step 102: simulation result carries out data analysis before grade simulated result of opposite house and/or the circuit stages, draws the type of the online signal of circuitry lines; Analytic process is following:
Step 1021: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, confirm the change frequency of corresponding signal in simulation process with maximum variation of the signal in the unit interval;
Step 1022: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, the minimum value and the maximal value that draw respective signal are confirmed the amplitude of variation of this signal in simulation process with this;
Step 1023:, confirm the signal change type of corresponding signal in simulation process according to each signal numerical value in the simulation result before gate leve simulation result and/or circuit stages; Said signal change type confirms that exactly signal is that digital signal change or simulating signal change;
Step 103: gate leve circuit meshwork list/circuit meshwork list/circuit diagram data are carried out circuit analysis, and, device and gauze are classified according to the analysis result of simulation result before circuit analysis result and gate leve simulation result and/or the circuit stages; Analytic process is as shown in Figure 2:
Step 1031: confirm Primary Component and crucial gauze according to analysis of simulation result before circuit analysis result and the gate leve simulation result/circuit stages;
Step 1032:, confirm responsive gauze and Sensitive Apparatus according to the signal flow paths and the link information of each device on signal flow paths that the circuit analysis result confirms;
Step 1033: confirm noise source device and noise source gauze in the classification according to signal change frequency and amplitude of variation on device and the gauze;
Step 104: confirm each device and the position of gauze on physical layout in the classification results; Specifically confirm to adopt following method: utilize conventional extraction algorithm extraction device and physics gauze earlier; Promptly at first extract device/logic gate that design has comprised physical location, confirm the annexation between the device according to the position of metal connecting line end again based on device (logic gate) identification or the comparison of device (logic gate) domain; Utilize image isomorphism algorithm or LVS principle positioning devices and the position of physics gauze on physical layout again;
Wherein, Step 103 is to find out in order which is Primary Component and crucial gauze in the respective lines; Find out Sensitive Apparatus and responsive gauze in Primary Component and the crucial gauze by circuit again; Confirm that by the classification of change frequency and amplitude of variation which is noise source device and noise source gauze in Primary Component and crucial gauze, Sensitive Apparatus and the responsive gauze again, above-mentioned classification is in sequence; Step 104 is after step 103 minute intact class; Confirm the particular location of Sensitive Apparatus and responsive gauze, Primary Component and crucial gauze, noise source device and noise source gauze in the circuit diagram; So that particular device and gauze among the entire circuit figure are made mark, for next step precision classification provides foundation;
Step 105: classify according to confirming that the position, back is controlled the precision in physical layout extraction zone; Concrete classifying step comprises:
Step 1051: physical layout is carried out area dividing;
Step 1052:, confirm regional endoparasitism parameter extraction control accuracy according to the device in the zone and the classification results of gauze; Confirm that wherein extracting precision methods is: according to the classification results of device and gauze; Comprise type of device, device frequency of operation, physics gauze type, physics gauze working signal frequency and whether be responsive gauze, Sensitive Apparatus, overriding noise source device and noise source gauze etc.; Extract precision control question blank based on input or built-in parasitic parameter, confirm that the parasitic parameter in the zone extracts the precision controlling value; Perhaps; Produce the parasitic parameter that disturbs and resist interference capability to calculate in the zone according to online circuit small-signal operation of circuitry lines and large signal operation state in the zone and extract the precision controlling value, wherein small-signal operation is relevant with the attribute of device and gauze with large signal operation; The parasitic parameter that obtains according to said method extracts in the precision controlling value, chooses maximum precision controlling value and extracts the precision controlling value as the parasitic parameter in this zone;
Wherein, Parasitic parameter extract precision control question blank can be one based on the question blank of function, also can be a question blank that segmentation is represented; According to type of device, device frequency of operation, physics gauze type, physics gauze working signal frequency and whether be that responsive gauze, Sensitive Apparatus, overriding noise source device and noise source gauze are condition, directly extract and inquire corresponding parasitic parameter in the precision control question blank and extract accuracy value at parasitic parameter;
Step 1053: if region memory extracts control accuracy at multiple parasitic parameter, further the zoning only has a kind of parasitic parameter to extract control accuracy in each zone;
Above-mentioned steps is in order to guarantee that a zone has only a kind of parasitic parameter to extract control accuracy, avoids in a zone, occurring two kinds of parasitic parameters and extracts control accuracies and lower efficiency;
When carrying out, too scrappy for fear of the zone, Minimum Area can be set, when the zone near or can stop further segmentation during less than Minimum Area; If still exist a plurality of parasitic parameters to extract control accuracy in the zone, then choose one of them the highest High Accuracy Control value and extract control accuracy as this regional parasitic parameter.
Step 106: the parasitic parameter extraction procedure is passed in sorted each regional precision control information; The parasitic parameter extraction procedure extracts the parasitic parameter in each zone respectively according to the precision control information.
Below with illustrated mode the concrete analysis process of this method is described, when relating to concrete numbers illustrated, be that the process statement is carried out in representative with modules A 4:
As shown in Figure 3, system's input circuit net table, preceding simulation result and physical layout are sent the three into parasitic parameter and are extracted accuracy control system.Wherein the circuit netting twine is divided into modules A 1, modules A 2, modules A 3 and modules A 4; Device is respectively MP+, MP-, MN+, MN-, MNT from left to right from top to bottom, and wherein the gauze that is connected of MP+ and MN+ is VO+, and the gauze that is connected of MP-and MN-is VO-; It is VIN+ that the grid of MN+ connect gauze; It is VIN-that the grid of MN-connect gauze, and above-mentioned connection gauze is not shown, and the Module Division of physical layout is corresponding with it.
As shown in Figure 4, parasitic parameter extraction accuracy control system is carried out data analysis to the preceding simulation result of circuit, draws the type of the online signal of circuitry lines, and analytic process is following:
All numerical value of each signal of circuit meshwork list in the simulation result before finding out are confirmed the change frequency of corresponding signal in preceding simulation process with maximum variation of the signal in the unit interval, and signal frequency is 1GHz among Fig. 4;
Again from all numerical value according to the minimum value and the maximal value of respective signal, confirm the amplitude of variation of this signal in preceding simulation process.The minimum value of respective signal is that 0.15V, maximal value are that 3.15V, amplitude of variation are 3.0V among Fig. 4;
From all numerical value, confirm the signal change type of corresponding signal in preceding simulation process again.The signal that Fig. 4 confirms is a high-frequency signal.
As shown in Figure 5, after the various data that obtain Fig. 4 analysis, concrete modules A 4 in the circuit meshwork list is carried out circuit analysis:
Confirm Primary Component MN+, MN-, MNT, MP+, MP-;
Confirm crucial gauze VIN+, VIN-, VO+, VO-or the like;
Confirm Sensitive Apparatus MN+, MN-;
Confirm responsive gauze VIN+, VIN-;
Confirm that according to device and gauze signal change frequency and amplitude the noise source gauze is VO+, VO-.
As shown in Figure 6, Fig. 5 is analyzed definite various data and physical layout carry out correspondingly one by one, confirm each device MP+, MP-, MN+, MN-, the position of MNT on physical layout;
And definite gauze VIN+ (between A2 and MN+), VIN-(between A2 and MN-), VO+ (between MP+, MN+ and A3), VO-(between MP-, MN-and the A3) position (, not marking gauze in the synoptic diagram) on physical layout from clear consideration.
As shown in Figure 7, physical layout is carried out area dividing:
A1: the zone that point (0,12), (2,12), (2,18), (0,18) surround;
A2: the zone that point (0,0), (6,0), (6,12) (0,12) surround;
A3: the zone that point (12,0), (16,0), (16,12), (12,12) surround;
A4: the zone that point (6,0), (12,0) (12,12), (12,18), (2,18), (2,12), (6,12) surround.
According to the result of circuit meshwork list A4 module analysis, confirm device and the gauze type of physical layout corresponding region A4:
Primary Component MN+, MN-, MNT, MP+, MP-;
Crucial gauze VIN+, VIN-, VO+, VO-or the like;
Sensitive Apparatus MN+, MN-;
Responsive gauze VIN+, VIN-;
Noise source gauze VO+, VO-.
Wherein the extraction control accuracy in Sensitive Apparatus, responsive gauze MN+, MN-and VIN+, VIN-zone is 0.1%; The extraction control accuracy of other Primary Components, key lines web area is 1%; The extraction control accuracy in noise source gauze VO+, VO-zone is 2%, and other regional extraction control accuracies are 5%.
Consider that to sum up select precision control the highest, the extraction control accuracy that modules A 4 zones are set is 0.1%.The extraction control accuracy that A1 zone (no crucial device, crucial gauze, Sensitive Apparatus, responsive gauze, noise device, noise gauze in the zone) is set is 5%.
As shown in Figure 8, A1: the extracted region control accuracy 5% that point (0,12), (2,12), (2,18), (0,18) surround;
A2: the extracted region control accuracy 1% that point (0,0), (6,0), (6,12) (0,12) surround;
A3: the extracted region control accuracy 0.1% that point (12,0), (16,0), (16,12), (12,12) surround;
A4: the extracted region control accuracy 1% that point (6,0), (12,0) (12,12), (12,18), (2,18), (2,12), (6,12) surround.
The parasitic parameter extraction procedure is passed in sorted each regional precision control information, accomplished The whole analytical process.
Above-described specific embodiment has carried out further explain to the object of the invention, technical scheme and beneficial effect.Will be appreciated that the above content is merely embodiment of the present invention, is not limited to the present invention.All within essence of the present invention and ultimate principle, any modification of being made, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (5)
1. the method that parasitic parameter extracts precision is controlled in a physical layout emulation automatically, it is characterized in that said method comprises:
Step 1: simulation result data before input gate leve circuit meshwork list/circuit meshwork list/circuit diagram data, physical layout data and gate leve simulation result and/or the circuit stages;
Step 2: simulation result before said gate leve simulation result and/or the circuit stages is carried out data analysis, draw the type of the online signal of circuitry lines;
Step 3: said gate level circuit net table/circuit meshwork list/circuit diagram data are carried out circuit analysis; And according to the analysis result of simulation result before circuit analysis result and said gate leve simulation result and/or the circuit stages; Device and gauze are classified, confirm Primary Component and crucial gauze; According to the signal flow paths and the link information of each device on signal flow paths that the circuit analysis result confirms, confirm responsive gauze and Sensitive Apparatus; According to said signal change frequency and amplitude of variation, confirm noise source device and noise source gauze in the classification;
Step 4: confirm each device and the position of gauze on physical layout in the classification results;
Step 5: classify according to confirming that the position, back is controlled the precision in said physical layout extraction zone;
Step 6: the parasitic parameter extraction procedure is passed in sorted each regional precision control information.
2. the method for claim 1 is characterized in that, said step 2 specifically comprises:
Step 21: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, confirm the change frequency of corresponding signal in simulation process with maximum variation of the signal in the unit interval;
Step 22: find out each signal all numerical value in the simulation result before gate leve simulation result and/or circuit stages, the minimum value and the maximal value that draw respective signal are confirmed the amplitude of variation of this signal in simulation process with this;
Step 23:, confirm that corresponding signal is that digital signal change or simulating signal change in simulation process according to each signal numerical value in the simulation result before gate leve simulation result and/or circuit stages.
3. the method for claim 1 is characterized in that, said step 4 specifically comprises:
Step 41: utilize extraction algorithm extraction device and physics gauze;
Step 42: utilize image isomorphism algorithm or LVS principle positioning devices and the position of physics gauze on physical layout.
4. the method for claim 1 is characterized in that, said step 5 specifically comprises:
Step 51: said physical layout is carried out area dividing;
Step 52:, confirm regional endoparasitism parameter extraction control accuracy according to the device in the zone and the classification of gauze;
Step 53: if region memory extracts control accuracy at multiple parasitic parameter, further the zoning only has a kind of parasitic parameter to extract control accuracy in each zone.
5. method as claimed in claim 4 is characterized in that, said step 52 is specially: according to the device in the zone and the classification results of gauze, extract the precision control table based on parasitic parameter, confirm that the parasitic parameter in the zone extracts the precision controlling value; Choose maximum precision controlling value and extract control accuracy as the parasitic parameter in the said zone.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010236533 CN102339341B (en) | 2010-07-26 | 2010-07-26 | Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010236533 CN102339341B (en) | 2010-07-26 | 2010-07-26 | Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102339341A true CN102339341A (en) | 2012-02-01 |
| CN102339341B CN102339341B (en) | 2013-07-31 |
Family
ID=45515072
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010236533 Active CN102339341B (en) | 2010-07-26 | 2010-07-26 | Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102339341B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112765916A (en) * | 2021-01-22 | 2021-05-07 | 上海华虹宏力半导体制造有限公司 | Generation method of post-simulation parameter netlist of integrated circuit |
| US11487925B1 (en) | 2021-07-02 | 2022-11-01 | Changxin Memory Technologies, Inc. | Simulation method, apparatus, and device, and storage medium |
| CN115983196A (en) * | 2023-03-17 | 2023-04-18 | 卓捷创芯科技（深圳）有限公司 | Method for analyzing chip physical layout noise coupling and shielding through LVS (Low Voltage differential Signal) inspection |
| CN115983195A (en) * | 2023-03-17 | 2023-04-18 | 卓捷创芯科技（深圳）有限公司 | Method for checking chip layout noise coupling and shielding through graph operation |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| CN1510733A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Transistor integrated circuit optimization method for process transplantation |
| CN1881562A (en) * | 2005-06-13 | 2006-12-20 | 北京中电华大电子设计有限责任公司 | Method for extracting interconnection parasitic capacitance capable of automatically adapting process characteristic size |
| US20090187866A1 (en) * | 2008-01-18 | 2009-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical Parameter Extraction for Integrated Circuit Design |
-
2010
- 2010-07-26 CN CN 201010236533 patent/CN102339341B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1510737A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Physic design method for analog and radio frequency integrated circuit |
| CN1510733A (en) * | 2002-12-24 | 2004-07-07 | 北京艾克赛利微电子技术有限公司 | Transistor integrated circuit optimization method for process transplantation |
| CN1881562A (en) * | 2005-06-13 | 2006-12-20 | 北京中电华大电子设计有限责任公司 | Method for extracting interconnection parasitic capacitance capable of automatically adapting process characteristic size |
| US20090187866A1 (en) * | 2008-01-18 | 2009-07-23 | Taiwan Semiconductor Manufacturing Company, Ltd. | Electrical Parameter Extraction for Integrated Circuit Design |
Non-Patent Citations (1)
| Title |
|---|
| YUPING WU: "parallel hybrid evolutionary algorithm based on chaos-GA-PSO for SPICE model parameter extraction", 《INTELLIGENT COMPUTING AND INTELLIGENT SYSTEMS,2009》, 22 November 2009 (2009-11-22), pages 688 - 692, XP031583148 * |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112765916A (en) * | 2021-01-22 | 2021-05-07 | 上海华虹宏力半导体制造有限公司 | Generation method of post-simulation parameter netlist of integrated circuit |
| CN112765916B (en) * | 2021-01-22 | 2024-02-20 | 上海华虹宏力半导体制造有限公司 | Method for generating simulation parameter netlist after integrated circuit |
| US11487925B1 (en) | 2021-07-02 | 2022-11-01 | Changxin Memory Technologies, Inc. | Simulation method, apparatus, and device, and storage medium |
| CN115983196A (en) * | 2023-03-17 | 2023-04-18 | 卓捷创芯科技（深圳）有限公司 | Method for analyzing chip physical layout noise coupling and shielding through LVS (Low Voltage differential Signal) inspection |
| CN115983195A (en) * | 2023-03-17 | 2023-04-18 | 卓捷创芯科技（深圳）有限公司 | Method for checking chip layout noise coupling and shielding through graph operation |
| CN115983196B (en) * | 2023-03-17 | 2023-06-27 | 卓捷创芯科技（深圳）有限公司 | Method for analyzing chip physical layout noise coupling and shielding through LVS (Linear variable valve System) inspection |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102339341B (en) | 2013-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102160054B (en) | System and method for designing integrated circuits that employ adaptive voltage scaling optimization | |
| CN105988924A (en) | Automatic testing method for non-intrusive type embedded software graphical user interface | |
| CN103942351B (en) | Increase the design system and design method of the circuit board number of plies | |
| CN102339341B (en) | Method for automatically controlling extraction precision of parasitic parameters during physical layout simulation | |
| CN102314522B (en) | Optimizing method of analogue integrated circuit design | |
| CN102338854B (en) | Circuit board test case generation system and method thereof | |
| CN105468797B (en) | A kind of information processing method and device | |
| CN105589993A (en) | Microprocessor function verifying equipment and method | |
| CN104316861B (en) | integrated circuit hardware Trojan detection method and system | |
| CN105070321B (en) | The quick test circuit and method of memory device | |
| CN102054100A (en) | Static analysis-based method and system for detecting RTL (Resistor Transistor Logic) design errors | |
| CN105138769A (en) | Timing sequence model generation method and device for programmable circuit | |
| CN104133955A (en) | Method for extracting circuit parasitic parameters | |
| US20100287515A1 (en) | interactive checker in a layout editor | |
| US20180129771A1 (en) | Design support method, and information processing apparatus | |
| CN104933214A (en) | Integrated circuit designing method and device | |
| CN103425812A (en) | Semiconductor device design system and method of using the same | |
| CN102024067A (en) | Method for technology transplant of analog circuit | |
| CN102663161B (en) | Radio-frequency integrated-circuit triangular mesh generation method | |
| CN102314524B (en) | Method for optimizing electromagnetic distribution of integrated circuit layout | |
| CN107844678B (en) | Spice simulation method containing IP/Memory time sequence path | |
| CN102789227A (en) | Programmable logic device simulation testing method based on coverage rate statistics | |
| CN105488239A (en) | Automatic screening method of inspection result of panel display layout design rule | |
| CN109362092A (en) | Network parameter method of adjustment, device, equipment and medium | |
| CN111624475B (en) | Method and system for testing large-scale integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |