CN102263633B - Clock synchronization method and stacking controller for switch stacking system - Google Patents
Clock synchronization method and stacking controller for switch stacking system Download PDFInfo
- Publication number
- CN102263633B CN102263633B CN201110252241.1A CN201110252241A CN102263633B CN 102263633 B CN102263633 B CN 102263633B CN 201110252241 A CN201110252241 A CN 201110252241A CN 102263633 B CN102263633 B CN 102263633B
- Authority
- CN
- China
- Prior art keywords
- switch
- clock
- synchronous
- clock source
- stacking opening
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Abstract
The invention provides a clock synchronization method for a switch stacking system. The method comprises the following steps of: determining a switch for clock synchronization as a synchronization clock source; sequentially configuring stacking ports of each switch by taking the synchronization clock source as a reference to synchronize the clock of the synchronization clock source to each switch in the stacking system; and synchronizing the clock to each switch in the stacking system according to the configured stacking ports by using the synchronization clock source. The invention simultaneously discloses a stacking controller for the switch stacking system. By the clock synchronization method and the stacking controller provided by the invention, the clock synchronization in the switch stacking system can be effectively realized, thereby making the switch stacking system can satisfy the needs of mobile backhaul clock synchronization.
Description
Technical field
The present invention relates to Ethernet switch Stack Technology field, particularly the clock synchronizing method in a kind of switchboard stacked system and stacking controller.
Background technology
At present, Ethernet switch Stack Technology can provide port as much as possible in limited space, therefore, exchange piling technology is applied to mobile communication technology field more and more, and along with the development of mobile communication technology, it is rich and varied that mobile service becomes, mobile retransmission data roll up, meanwhile, operator returns other access service and mobile service with net, cause mobile retransmission network to IPization, to develop fast.
Yet, in existing exchange piling technology, clock synchronous (the clock synchronous here specially refers to Frequency Synchronization) is not realized in each stacking switch inside, thereby cannot meet the demand of mobile retransmission clock synchronous, also existing exchange piling technology cannot be applied in synchronizing network, seriously hinder further developing of Stack Technology.
Summary of the invention
In view of this, the invention provides the clock synchronizing method in a kind of switchboard stacked system, can effectively realize the clock synchronous of switchboard stacked system inside, meet the demand of mobile retransmission clock synchronous.
The present invention also provides a kind of stacking controller, can effectively realize the clock synchronous of switchboard stacked system inside, meets the demand of mobile retransmission clock synchronous.
In order to achieve the above object, the technical scheme that the present invention proposes is:
A clock synchronizing method in switchboard stacked system, the method comprises:
Be identified for the switch of clock synchronous, using described switch as synchronous clock source;
Take described synchronous clock source as benchmark, configure successively the stacking opening of respective switch, so that the clock synchronous of synchronous clock source is to each switch in pile system;
Synchronous clock source according to the stacking opening of configuration by clock synchronous to each switch in pile system.
The described switch that is identified for clock synchronous, comprises described switch as synchronous clock source:
When pile system has unique external clock reference input, using the switch of described external clock reference access as synchronous clock source;
When pile system has more than two external clock reference input, whether the priority that judges the system safety monitoring SSM message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
When pile system is inputted without external clock reference, judge that whether the clock accuracy of each switch is identical, if so, using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
Describedly take described synchronous clock source as benchmark, the stacking opening that configures successively respective switch comprises:
The stacking opening in described clock synchronous source is configured to the main Master port for clock synchronous;
For not as the switch in clock synchronous source,
Whether two stacking opening that judge this switch are consistent apart from the jumping figure in clock synchronous source, if consistent, one of them stacking opening are configured to the port from Slave; If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure in clock synchronous source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
While having switch add or leave in pile system, the method further comprises:
Repeat described definite clock synchronous source, configuration respective switch stacking opening and according to configuration stacking opening by the operation of clock synchronous.
A stacking controller in switchboard stacked system, this stacking controller comprises: clock source determining unit and stacking opening dispensing unit, wherein,
Described clock source determining unit, for being identified for the switch of clock synchronous, using described switch as synchronous clock source;
Described stacking opening dispensing unit, is benchmark for take the definite synchronous clock source of described clock source determining unit, configures successively the stacking opening of respective switch, and the clock synchronous that makes synchronous clock source is to each switch in pile system.
Described clock source determining unit comprises that first determines subelement, second definite subelement and the 3rd definite subelement, wherein,
Described first determines subelement, and when having unique external clock reference input when pile system, the switch that described external clock reference is accessed is as synchronous clock source;
Described second determines subelement, when having more than two external clock reference to input when pile system, whether the priority that judges the system safety monitoring SSM message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
The described the 3rd determines subelement, for when pile system is inputted without external clock reference, judges that whether the clock accuracy of each switch is identical, if so, and using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
Described stacking opening dispensing unit comprises the first configuration subelement and the second configuration subelement, wherein,
Described the first configuration subelement, for being configured to the main Master port for clock synchronous by the stacking opening in the definite clock synchronous source of described clock source determining unit;
Described the second configuration subelement, for for not as the switch in clock synchronous source, whether the jumping figure that judges the clock synchronous source that two stacking opening of this switch are determined apart from described clock source determining units is consistent, if consistent, one of them stacking opening is configured to the port from Slave; If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure in clock synchronous source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
In sum, clock synchronizing method in switchboard stacked system of the present invention, by first determining in pile system the synchronous clock source for clock synchronous, and then take the stacking opening that synchronous clock source is baseline configuration respective switch, make synchronous clock source can be according to the stacking opening of configuration by clock synchronous to each switch in pile system.Because the present invention is by selecting after synchronous clock source, again by synchronous clock source by clock synchronous to each switch, thereby can effectively realize the clock synchronous of switchboard stacked system inside, make switchboard stacked system meet the demand of mobile retransmission clock synchronous.
Accompanying drawing explanation
Fig. 1 is the workflow diagram of clock synchronizing method of the present invention;
Fig. 2 is the schematic diagram of stacking opening collocation method embodiment of the present invention;
Fig. 3 is the structural representation of the stacking controller in switchboard stacked system of the present invention.
Embodiment
The technical problem proposing in order to solve the present invention, the specific implementation of scheme of the present invention comprises:
Be identified for the switch of clock synchronous, using described switch as synchronous clock source; Take described synchronous clock source as benchmark, configure successively the stacking opening of respective switch, so that the clock synchronous of synchronous clock source is to each switch in pile system; Synchronous clock source according to the stacking opening of configuration by clock synchronous to each switch in pile system.
For making the object, technical solutions and advantages of the present invention clearer, the present invention is described in further detail below in conjunction with the accompanying drawings and the specific embodiments.
Fig. 1 is the workflow diagram of clock synchronizing method of the present invention.As shown in Figure 1, this flow process comprises:
Step 101: be identified for the switch of clock synchronous, using described switch as synchronous clock source.
In this step, for different clock inputs, determine that synchronous clock source can comprise following several situation:
When pile system has unique external clock reference input, using the switch of this external clock reference access as synchronous clock source;
When pile system has more than two external clock reference input, whether the priority that need to judge system safety monitoring (SSM) message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
When pile system is inputted without external clock reference, judge that whether the clock accuracy of each switch is identical, if so, using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
It should be noted that, determine that synchronous clock source is to be undertaken by the stacking controller in pile system.
Step 102: take described synchronous clock source as benchmark, configure successively the stacking opening of respective switch.
It should be noted that, each switch in pile system has two stacking opening, and this two stacking opening or for clock synchronous or for non-clock synchronous.
In this step, for the switch as clock synchronous source and non-clock synchronous source in pile system, their stacking opening has different collocation methods, is specially:
For the switch as clock synchronous source, directly its stacking opening is configured to master (Master) port for clock synchronous;
For not as the switch in clock synchronous source,
Judge two stacking opening of this switch apart from the jumping figure in clock synchronous source (jumping figure be switch to synchronous clock source the switch number of process) whether consistent, if consistent, one of them stacking opening is configured to the port from (Slave); If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure in clock synchronous source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
In this step, stacking opening collocation method can be referring to Fig. 2, and as shown in Figure 2, A, B, C, D, these 5 switches of E have formed a chain pile system, A ', B ', C ', D ', these 5 switches of E ' have formed an annular pile system, and each switch has two stacking opening.
For chain pile system, if B is clock synchronous source, the stacking opening on B 1 and 2 is all configured to the Master port for clock synchronous, stacking opening 2 on A is configured to Slave port, stacking opening 1 on C is configured to Slave port, stacking opening 2 is configured to Master port, similarly, the stacking opening 1 on D is configured to Slave port, stacking opening 2 is configured to Master port, and the stacking opening 1 on E is configured to Slave port;
For annular pile system, if B ' is clock synchronous source, the stacking opening on B ' 1 and 2 is all configured to the Master port for clock synchronous, stacking opening 1 on A ' is configured to Slave port, stacking opening 2 is configured to Master port, similarly, stacking opening 2 on C ' is configured to Slave port, stacking opening 1 is configured to Master port, stacking opening 2 on D ' is configured to Slave port, stacking opening 1 is configured to Master port, and the stacking opening 1 on E ' is configured to Slave port, stacking opening 2 is configured to Master port.
When two stacking opening of switch are less than or equal to 1 apart from the jumping figure of synchronous clock source is poor, that stacking opening that is not configured to Slave port does not need to be configured; Similarly, when pile system is chain while connecting, two vacant stacking opening at two ends also make not need to be configured.Also the stacking opening not being configured is as non-clock synchronous port.
Also it should be noted that, in this step, it is to carry out according to certain protocol strategy that one of them stacking opening of the consistent switch of the jumping figure apart from clock synchronous source is configured to slave port, specifically repeats no more.
Step 103: synchronous clock source according to the stacking opening of configuration by clock synchronous to each switch in pile system.
After determining synchronous clock source and having configured the stacking opening of each switch, directly by synchronous clock source according to the stacking opening of configuration by clock synchronous to each switch in pile system.
So far, completed the whole workflow of clock synchronizing method in switchboard stacked system of the present invention.
It should be noted that, in the present embodiment, while having switch add or leave in pile system, need to repeat the operation of step in Fig. 1, that is: repeat described definite clock synchronous source, configuration respective switch stacking opening and according to configuration stacking opening by the operation of clock synchronous.
Based on said method, Fig. 3 has provided the structure of the stacking controller in switchboard stacked system.As shown in Figure 3, this stacking controller comprises clock source determining unit 31 and stacking opening dispensing unit 32.Wherein,
Described clock source determining unit 31, for being identified for the switch of clock synchronous, using described switch as synchronous clock source.
Further, this clock source determining unit 31 can specifically comprise that again first determines subelement 311, second definite subelement 312 and the 3rd definite subelement 313, wherein,
Described first determines subelement 311, and when having unique external clock reference input when pile system, the switch that described external clock reference is accessed is as synchronous clock source;
Described second determines subelement 312, when having more than two external clock reference to input when pile system, whether the priority that judges the SSM message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
The described the 3rd determines subelement 213, for when pile system is inputted without external clock reference, judges that whether the clock accuracy of each switch is identical, if so, and using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
Described stacking opening dispensing unit 32, is benchmark for take the definite synchronous clock source of described clock source determining unit 31, configures successively the stacking opening of respective switch, and the clock synchronous that makes synchronous clock source is to each switch in pile system.
Further, stacking opening dispensing unit 32 can specifically comprise again: the first configuration subelement 321 and the second configuration subelement 322, wherein,
Described the first configuration subelement 321, for being configured to the Master port for clock synchronous by the stacking opening in the definite clock synchronous source of described clock source determining unit 31;
Described the second configuration subelement 322, for for not as the switch in clock synchronous source, whether the jumping figure that judges the clock synchronous source that two stacking opening of this switch are determined apart from described clock source determining units 31 is consistent, if consistent, one of them stacking opening is configured to Slave port; If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure in clock synchronous source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
So far, obtained stacking controller of the present invention.Described in Fig. 3, the specific works flow process of stacking controller can, referring to Fig. 1, repeat no more here.
In a word, clock synchronizing method in switchboard stacked system of the present invention, by first determining in pile system the synchronous clock source for clock synchronous, and then take the stacking opening that synchronous clock source is baseline configuration respective switch, make synchronous clock source can be according to the stacking opening of configuration by clock synchronous to each switch in pile system.Because the present invention is by selecting after synchronous clock source, again by synchronous clock source by clock synchronous to each switch, thereby can effectively realize the clock synchronous of switchboard stacked system inside, make switchboard stacked system meet the demand of mobile retransmission clock synchronous.
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any modification of making, be equal to replacement, improvement etc., within all should being included in the scope of protection of the invention.
Claims (5)
1. the clock synchronizing method in switchboard stacked system, is characterized in that, the method comprises:
Be identified for the switch of clock synchronous, using described switch as synchronous clock source;
Take described synchronous clock source as benchmark, configure successively the stacking opening of respective switch, so that the clock synchronous of synchronous clock source is to each switch in pile system;
Synchronous clock source according to the stacking opening of configuration by clock synchronous to each switch in pile system;
The described switch that is identified for clock synchronous, comprises described switch as synchronous clock source:
When pile system has unique external clock reference input, using the switch of described external clock reference access as synchronous clock source;
When pile system has more than two external clock reference input, whether the priority that judges the system safety monitoring SSM message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
When pile system is inputted without external clock reference, judge that whether the clock accuracy of each switch is identical, if so, using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
2. method according to claim 1, is characterized in that, describedly take described synchronous clock source as benchmark, and the stacking opening that configures successively respective switch comprises:
The stacking opening of described synchronous clock source is configured to the main Master port for clock synchronous;
For not as the switch of synchronous clock source,
Whether two stacking opening that judge this switch are consistent apart from the jumping figure of synchronous clock source, if consistent, one of them stacking opening are configured to the port from Slave; If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure of synchronous clock source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
3. method according to claim 1, is characterized in that, when having switch to add in pile system or leaving, the method further comprises:
Repeat described definite synchronous clock source, configuration respective switch stacking opening and according to configuration stacking opening by the operation of clock synchronous.
4. the stacking controller in switchboard stacked system, is characterized in that, this stacking controller comprises: clock source determining unit and stacking opening dispensing unit, wherein,
Described clock source determining unit, for being identified for the switch of clock synchronous, using described switch as synchronous clock source;
Described stacking opening dispensing unit, is benchmark for take the definite synchronous clock source of described clock source determining unit, configures successively the stacking opening of respective switch, and the clock synchronous that makes synchronous clock source is to each switch in pile system; Described clock source determining unit comprises that first determines subelement, second definite subelement and the 3rd definite subelement, wherein,
Described first determines subelement, and when having unique external clock reference input when pile system, the switch that described external clock reference is accessed is as synchronous clock source;
Described second determines subelement, when having more than two external clock reference to input when pile system, whether the priority that judges the system safety monitoring SSM message in all external clock references is identical, if so, using the switch that in the switch of external clock reference access, clock interface priority is the highest as synchronous clock source; Otherwise the switch that the highest external clock reference of the priority of SSM message is accessed is as synchronous clock source;
The described the 3rd determines subelement, for when pile system is inputted without external clock reference, judges that whether the clock accuracy of each switch is identical, if so, and using the switch at stacking controller place as synchronous clock source; Otherwise, using the highest switch of clock accuracy as synchronous clock source.
5. stacking controller according to claim 4, is characterized in that, described stacking opening dispensing unit comprises the first configuration subelement and the second configuration subelement, wherein,
Described the first configuration subelement, for being configured to the main Master port for clock synchronous by the stacking opening of the definite synchronous clock source of described clock source determining unit;
Described the second configuration subelement, for for not as the switch of synchronous clock source, whether the jumping figure that judges the synchronous clock source that two stacking opening of this switch are determined apart from described clock source determining units is consistent, if consistent, one of them stacking opening is configured to the port from Slave; If inconsistent, the little stacking opening of jumping figure is configured to Slave port, and whether two stacking opening that judge this switch be greater than 2 apart from the jumping figure of synchronous clock source is poor, if so, the large stacking opening of jumping figure is configured to Master port.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110252241.1A CN102263633B (en) | 2011-08-29 | 2011-08-29 | Clock synchronization method and stacking controller for switch stacking system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201110252241.1A CN102263633B (en) | 2011-08-29 | 2011-08-29 | Clock synchronization method and stacking controller for switch stacking system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102263633A CN102263633A (en) | 2011-11-30 |
| CN102263633B true CN102263633B (en) | 2014-10-22 |
Family
ID=45010108
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201110252241.1A Active CN102263633B (en) | 2011-08-29 | 2011-08-29 | Clock synchronization method and stacking controller for switch stacking system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102263633B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103580845B (en) * | 2012-07-19 | 2016-12-21 | 中兴通讯股份有限公司 | A kind of clock synchronizing method based on virtual switch cluster and device |
| US9008128B2 (en) * | 2013-04-01 | 2015-04-14 | Broadcom Corporation | Low-cost port synchronization method in multiport Ethernet devices |
| CN103259639B (en) * | 2013-05-24 | 2016-03-02 | 杭州华三通信技术有限公司 | A kind of clock synchronizing method of stack equipment and equipment |
| CN106789157B (en) * | 2016-11-11 | 2019-10-11 | 烽火通信科技股份有限公司 | The hardware resource management method of stacking system and stacked switch |
| CN108235448A (en) * | 2016-12-21 | 2018-06-29 | 联芯科技有限公司 | Improve the device and method of ad hoc network clock accuracy |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101860430A (en) * | 2010-06-24 | 2010-10-13 | 中兴通讯股份有限公司 | Device and method for implementing optical network unit switching clock source |
| CN102158944A (en) * | 2010-02-11 | 2011-08-17 | 华为技术有限公司 | Sub-frame, network element equipment, and method for synchronizing sub-frame clock |
| CN102263632A (en) * | 2011-08-26 | 2011-11-30 | 杭州华三通信技术有限公司 | Time synchronization method in switchboard stacking system and stacking controller |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7139267B2 (en) * | 2002-03-05 | 2006-11-21 | Industrial Technology Research Institute | System and method of stacking network switches |
-
2011
- 2011-08-29 CN CN201110252241.1A patent/CN102263633B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102158944A (en) * | 2010-02-11 | 2011-08-17 | 华为技术有限公司 | Sub-frame, network element equipment, and method for synchronizing sub-frame clock |
| CN101860430A (en) * | 2010-06-24 | 2010-10-13 | 中兴通讯股份有限公司 | Device and method for implementing optical network unit switching clock source |
| CN102263632A (en) * | 2011-08-26 | 2011-11-30 | 杭州华三通信技术有限公司 | Time synchronization method in switchboard stacking system and stacking controller |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102263633A (en) | 2011-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102263633B (en) | Clock synchronization method and stacking controller for switch stacking system | |
| CN102664750B (en) | Method, system and device for hot backup of multi-machine | |
| CN101252498B (en) | Access point, access controller and communication method thereof | |
| CN101547083B (en) | Time synchronizer, time synchronization system and time synchronization method | |
| CN109274603A (en) | Interconnecting method and device between heterogeneous protocol data based on software definition | |
| WO2007049159A3 (en) | Resource matched topology database synchronization in communications networks having topology state routing protocols | |
| CN106156318B (en) | System and method for realizing high availability of multi-node database | |
| CN101478435A (en) | Topology collecting method for stacking system and dual control board equipment | |
| CN103139033B (en) | Single main communications control bus main equipment redundancy switching method | |
| CN102833061A (en) | Method for improving clock accuracy based on seamless redundancy ring network and node | |
| CN103248440A (en) | Terminal test system and method | |
| CN103166750A (en) | Clock time synchronous resource distribution method and device | |
| CN103052032A (en) | Methods for networking and data communicating of broadcast wireless network | |
| CN102946305A (en) | Method and equipment for synchronizing link state protocol data unit (LSP) | |
| CN105978652A (en) | Synchronous time comparing equipment of redundant Ethernet, system and method thereof | |
| CN201716572U (en) | Gateway based on double CAN buses and control system adopting gateway | |
| CN103036668B (en) | Configuration and synchronization method between a kind of rack-mount unit card based on order line | |
| CN103259639B (en) | A kind of clock synchronizing method of stack equipment and equipment | |
| CN105337801A (en) | State machine-based test case design method applicable to switch protocol | |
| CN102263632A (en) | Time synchronization method in switchboard stacking system and stacking controller | |
| CN104483948B (en) | Stage multidimensional synchronous control system | |
| CN103501239B (en) | A kind of port status synchronous method, relevant device and system | |
| CN103597887A (en) | Synchronization method, device and system | |
| CN109687985B (en) | Automatic configuration method and system for process level network of transformer substation | |
| CN104954439A (en) | Cloud server, node interconnection method thereof and cloud server system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: NEW H3C TECHNOLOGIES Co.,Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: HANGZHOU H3C TECHNOLOGIES Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230619 Address after: 310052 11th Floor, 466 Changhe Road, Binjiang District, Hangzhou City, Zhejiang Province Patentee after: H3C INFORMATION TECHNOLOGY Co.,Ltd. Address before: 310052 Changhe Road, Binjiang District, Hangzhou, Zhejiang Province, No. 466 Patentee before: NEW H3C TECHNOLOGIES Co.,Ltd. |
|
| TR01 | Transfer of patent right |