CN102200950A - Universal serial bus controller and execution method thereof - Google Patents

Universal serial bus controller and execution method thereof Download PDF

Info

Publication number
CN102200950A
CN102200950A CN2010101403586A CN201010140358A CN102200950A CN 102200950 A CN102200950 A CN 102200950A CN 2010101403586 A CN2010101403586 A CN 2010101403586A CN 201010140358 A CN201010140358 A CN 201010140358A CN 102200950 A CN102200950 A CN 102200950A
Authority
CN
China
Prior art keywords
program
usb controller
random access
access memory
section
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2010101403586A
Other languages
Chinese (zh)
Other versions
CN102200950B (en
Inventor
林碧辉
刘祥生
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Pixart Imaging Inc
Original Assignee
Pixart Imaging Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pixart Imaging Inc filed Critical Pixart Imaging Inc
Priority to CN201010140358.6A priority Critical patent/CN102200950B/en
Publication of CN102200950A publication Critical patent/CN102200950A/en
Application granted granted Critical
Publication of CN102200950B publication Critical patent/CN102200950B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The invention provides a universal serial bus controller and an execution method thereof. In the method, an external memory is utilized to store settings of different sensors or store modified program codes when an original stored program has an error; with the execution of set configuration, a program sector to be executed is dynamically loaded to a random access memory of the universal serial bus controller; and therefore, the size of the random access memory is shortened, a larger program modifying space is provided, and an oversize random access memory is prevented from enlarging the size of the whole chip (the universal serial bus controller).

Description

USB controller and manner of execution thereof
Technical field
The present invention relates to a kind of USB (universal serial bus) (universal serial bus, USB) controller, particularly a kind of USB controller and manner of execution thereof.
Background technology
In recent years, along with the progress of communication science and technology, video camera is called network camera again, and widespread is being held video conference or beaten on the visual telephone.Network camera mainly comprises a sensor, and this sensor can by USB be connected in personal computer (personal computer, PC).
Along with the electronic product sophistication, usually network camera is integrated in the various electronic products (for example: notes type PC or LCD etc.).Therefore, the size that reduces network camera is for the size particular importance of the electronic product that reduces to have network camera.Wherein, on the size that reduces network camera, the size of sensor, USB LSI (large scale integrated circuit, large scale integrated circuit) and/or peripheral circuit that can be by reducing to constitute network camera realizes.
Fig. 1 is the system configuration that shows existing network camera.With reference to Fig. 1, network camera 100 comprises optical lens 110, sensor 120 and USB controller 130.Network camera 100 utilizes the USB interface in the USB controller 130 to be connected to PC 200.Wherein, sensor 120 can use Charged Coupled Device (charge coupled device, CCD) sensor or complementary metal oxide semiconductor (complementarymetal oxide semiconductor, CMOS) sensor.
Fig. 2 is the internal configurations that shows the prior USB controller.With reference to 2 figure, USB controller 130 comprises sensor interface circuitry 131, image data first in first out (first in first out, FIFO) 132, usb circuit 133, CPU (central processing unit) (central processing unit, CPU) 134 and ROM (read-only memory) (read-only memory, ROM) 135.
USB controller 130 can be realized by LSI.Wherein, LSI can be designed to can be electrical connected such as various sensors 120 such as cmos sensor or ccd sensors.
In order to make USB controller 130 be able to be connected with sensor 120, so USB controller 130 needs to connect the relevant every setting of sensor (for example: address and data etc.) with Jie and is stored among the ROM 135.This means that USB controller 130 is only applicable to the sensor 120 of predefined type.And, when the setting program in being stored in ROM 135 makes a mistake (bug), then must revise mask to make again.
Summary of the invention
In view of above problem, the invention provides a kind of USB controller and manner of execution thereof, by solving at least one problem of existing in prior technology.
The manner of execution of the disclosed USB controller of the present invention is applied to a USB controller.This USB controller have a ROM and a random access memory (random access memory, RAM).
Carry out in the process of first program among the ROM in the USB controller,, detect an external memorizer that is electrically connected to the USB controller according to the program circuit of first program.Wherein, external memorizer stores one second program, and second program is made of a plurality of section.
When the USB controller is electrically connected to external memorizer, jump to carrying out second program from carrying out first program.
Comprise that for the step of carrying out second program section with second program is loaded on the random access memory from carrying out the jumping of first program, and carry out the section of second program in the random access memory that is loaded on.When not finishing second program implementation, carry out aforementioned two steps repeatedly.After finishing second program implementation, then rebound continues and carries out first program.
The step that one section of second program is loaded in the random access memory can comprise: set start address and the termination address of the RAM of USB controller, the section with corresponding start address and termination address in second program is loaded on RAM from external memorizer then.
Behind the section that executes loading, can confirm whether program circuit (flow) need carry out another section again.If need to carry out another section, can reset the start address and the termination address of RAM representative according to the section that desire is carried out, load another section of second program then according to start address that resets and termination address once more, and carry out the section that loads.
When the USB controller was not electrically connected to external memorizer, first program of execution then continued.
The disclosed USB controller of the present invention comprises: ROM, RAM and processing unit.In this, processing unit is in order to carry out first program and detect external memorizer according to the program circuit of first program in the first program implementation process.
Wherein, when processing unit detected external memorizer, processing unit was loaded on random access memory with a section of second program from external memorizer, and jumped to being executed in the section of second program the random access memory from carrying out first program.
Processing unit can be by setting an initial address and a termination address of random access memory, with start address and termination address section corresponding in second program is loaded on RAM from external memorizer, and then is executed in this section of second program among the RAM according to the RAM that sets.
And behind the section that executes loading, processing unit can confirm whether program circuit need carry out another section again.If need to carry out another section, processing unit can reset start address and the termination address of RAM, with another section of second program of execution that continues.
And when processing unit did not detect external memorizer, processing unit then can continue and carry out first program.
Effect of the present invention is, in USB controller according to the present invention and manner of execution thereof, utilizes external memorizer to deposit the setting of different sensors or can be in order to deposit amended program code when former stored routine is wrong.And in this, along with the execution of setting configuration, dynamically the program section that desire is carried out is loaded on RAM, dwindling the size of RAM, and then avoids excessive RAM to support the size of big entire chip (USB controller).In other words, in the present invention,, be loaded on RAM from external memorizer, carry out the program section that loads again with the program code (program section) that will use along with external memorizer is dynamically read in program implementation.Thus, can make things convenient for modification of program, and then bigger modification of program space is provided.Moreover, therefore the size corresponding to the program section that loads of being dimensioned to of RAM compared to the loading of complete routine, can relatively can be reduced the size of RAM, and then dwindles the size of entire chip (USB controller) effectively.
Describe the present invention below in conjunction with the drawings and specific embodiments, but not as a limitation of the invention.
Description of drawings
What Fig. 1 showed existing network camera is under unified central planning putting;
Fig. 2 shows the internal configurations of prior USB controller;
Fig. 3 shows the internal configurations of USB controller according to an embodiment of the invention;
Fig. 4 shows the manner of execution of USB controller according to an embodiment of the invention;
Fig. 5 A shows according to a real aspect of setting RAM in the USB controller of the present invention;
Fig. 5 B shows according to another real aspect of setting RAM in the USB controller of the present invention;
Fig. 6 shows the manner of execution of USB controller according to another embodiment of the present invention;
Fig. 7 shows the manner of execution according to the USB controller of further embodiment of this invention.
Wherein, Reference numeral
100 network cameras
110 optical lenses
120 sensors
130 USB controllers
131 sensor interface circuitries
132 image data first in first out
133 USB (universal serial bus) circuit
134 CPU (central processing unit)
135 ROM (read-only memory)
200 personal computers
300 USB controllers
310 sensor interface circuitries
320 image data first in first out
330 USB (universal serial bus) circuit
340 processing units
350 ROM (read-only memory)
360 random access memory
400 external memorizers
Embodiment
Below in conjunction with accompanying drawing structural principle of the present invention and principle of work are done concrete description:
In the present invention, utilize external memorizer to deposit the setting of different sensors or can be when former stored routine is wrong in order to deposit amended program code.And in the present invention, along with the execution of setting configuration, dynamically the program section that desire is carried out is loaded on RAM, dwindling the size of RAM, and then avoids excessive RAM to support the size of big entire chip (USB controller).In other words, in the present invention,, be loaded on RAM from external memorizer, carry out the program section that loads again with the program code (program section) that will use along with external memorizer is dynamically read in program implementation.Thus, can make things convenient for modification of program, and then bigger modification of program space is provided.Moreover, therefore the size corresponding to the program section that loads of being dimensioned to of RAM compared to the loading of complete routine, can relatively can be reduced the size of RAM, and then dwindles the size of entire chip (USB controller) effectively.
Fig. 3 shows the internal configurations of USB controller according to an embodiment of the invention.Fig. 4 shows the manner of execution of USB controller according to an embodiment of the invention.
With reference to Fig. 3, USB controller 300 comprises processing unit 340, ROM 350 and RAM 360.
In this, USB controller 300 can be electrically connected to sensor 120 by sensor interface circuitry 310.And USB controller 300 can be electrically connected to personal computer 200 by usb circuit 330.And sensor 120 and personal computer 200 can utilize image data FIFO 320 intercommunication mutually via sensor interface circuitry 310 and usb circuit 330.
In ROM 350, store first program.
USB controller 300 can be electrically connected to an external memorizer 400.Store second program in external memorizer 400.Wherein, this second program is made of a plurality of section.This second program can be particular sensor setting or when former stored routine (for example: can be when first program) wrong in order to deposit amended program code.This external storer 400 can be EEPROM (electronics erasable type ROM (read-only memory)).
With reference to Fig. 4, when USB controller 300 started (power on) (step 500), processing unit 340 can be carried out first program (step 510) that is stored among the ROM 350.
Processing unit 340 is according to the program circuit of first program, and whether detect has external memorizer 400 and USB controller 300 to electrically connect (step 520).For instance, when program circuit (flow) was a section of execution second program, whether processing unit 340 promptly can detect had external memorizer 400 and USB controller 300 to electrically connect.
When detecting USB controller 300 electric connection external memorizers 400, processing unit 340 is jumped to carrying out second program from carrying out first program.
In this, set the start address and the termination address (step 530) of RAM 360 representatives earlier.
One section of second program of corresponding start address and termination address is loaded on RAM 360 (step 540) from external memorizer 400.In other words, according to start address and termination address corresponding programs section in the external memorizer 400 is videoed (mapping) to RAM 360.
Then, processing unit 340 is carried out the section (step 550) that is loaded on second program among the RAM 360 again.
After executing the section of loading, processing unit 340 confirms whether program circuit need carry out another section (step 560) again.
If need to carry out another section, processing unit 340 can reset the start address and the termination address (step 570) of RAM 360 representatives according to the section that desire is carried out.
Get back to step 540 then, load another section of second program according to start address that resets and termination address once more.And, carry out the section (step 550) that loads.
After executing second program, 340 of processing units, first program (step 580) of execution that can rebound continues.
In addition, when detecting USB controller 300 and not being electrically connected to external memorizer 400,340 of processing units, first program (step 580) of execution that continues.
Wherein, the data volume that constituted of each start address of setting and termination address can be less than or equal to the size of the storage space of RAM 360.
In this, the data volume that each start address of setting and termination address are constituted is the data volume that equals the section of pairing second program.And each section of second program can have the program code of same quantity of data, also can have the program code of different pieces of information amount.In other words, the data volume that each start address of setting and termination address are constituted can be all identical, and is also can part different.
For instance, the storage space of supposing RAM 360 is to be 2Kbyte (kilobyte).
When program circuit is carried out first section (address 0xA000 is to address 0xA7FF) of second program, processing unit 340 can be set at 0xA000 with the start address of RAM 360 representatives, and the termination address of RAM 360 representatives is set at 0xA7FF, shown in Fig. 5 A.
Then, first section (address 0xA000 is to address 0xA7FF) corresponding from external memorizer 400 is videoed to RAM 360, and then carries out first section that is loaded on RAM 360.
Then, when program circuit will be carried out second section (address 0xA800 is to address 0xAFFF) of second program, processing unit 340 can be set at 0xA800 with the start address of RAM 360 representatives, and the termination address of RAM 360 representatives is set at 0xAFFF, shown in Fig. 5 B.
Then, second section (address 0xA800 is to address 0xAFFF) corresponding from external memorizer 400 is videoed to RAM 360, and then carries out second section that is loaded on RAM 360.By that analogy.
Wherein, the termination address of once setting before the start address that resets can be connected in also is not the termination address of once setting before being connected in.
In this, can decide the section of second program of desire execution by a flag signals.Wherein, the sector number that the figure place of flag signals can corresponding second program, and by each section that decides desire to carry out.With 4 positions is example, and that below divide another name is position 0 (bit_0), position 1 (bit_1), position 2 (bit_2) and position 3 (bit_3).Position 0 (bit_0), position 1 (bit_1), position 2 (bit_2) and position 3 (bit_3) correspond respectively to first section, second section, the 3rd section and the 4th section.
When bit_0 was made as 1, representative was to carry out first section.When bit_1 was made as 1, representative was to carry out second section.When bit_2 was made as 1, representative was to carry out the 3rd section.When bit_3 was made as 1, then representative was to carry out the 4th section.When if all positions all are made as 0 (that is, bit_0=0, bit_1=0, bit_2=0 and bit_3=0), then representative is to carry out first program that is stored among the ROM 350.
This flag signals can be arranged in first program.
With reference to Fig. 6, can store one first program among the ROM 350, and this first program have one or more flag signals.But this flag signals mark program circuit is for carrying out a section of second program.
When USB controller 300 started (step 500), processing unit 340 can be carried out first program (step 510) among the ROM 350 earlier.
During flag signals in reading first program, processing unit 340 can these flag signals of identification, to confirm whether need jump to second program (step 512).
In other words, confirming this flag signals representation program flow process when processing unit 340 is when carrying out a section of second program, and whether then can detect has external memorizer 400 and USB controller 300 to electrically connect (step 520).
And when USB controller 300 electrically connected external memorizer 400, processing unit 340 was carried out second program according to the flag signals that reads.
In this, promptly set the start address and the termination address (step 530) of RAM 360 representatives, so as to loading the section of the second corresponding program to RAM360 (step 540) from external memorizer 400 according to the flag signals that reads.
In this, this flag signals can be set with storage address and the executive address that desire is carried out the section of second program.When carrying out a section of second program, then based on the start address and the termination address (step 530) of the storage address setting RAM360 representative of setting in the flag signals, so as to loading the section of the second corresponding program to RAM 360 (step 540) from external memorizer 400.
Behind the section that loads the second corresponding program, set the start address and the termination address of RAM 360 representatives again based on the executive address of setting in the flag signals, so as to carrying out the section (step 550) of second program among the RAM 360.
In addition, also can additionally be provided with flag signals and desire and carry out one of the storage address of section of second program and executive address corresponding tables, carry out the storage address and the executive address of the section of second program to obtain desire according to flag signals, and then load and carry out the section of the second corresponding program according to storage address of obtaining and executive address.
Moreover behind the section (step 550) of second program in executing RAM 360, program circuit can skip back to the position of the flag signals that reads in first program with first program (step 580) among the execution ROM 350 that continues.
In addition, in external memorizer 400, can store a flag signals, to detect the use that whether has external memorizer 400 and USB controller 300 to electrically connect as processing unit 340.With reference to Fig. 7, when carrying out the detection of external memorizer 400 and 300 electric connections of USB controller, processing unit 340 can carry out the affirmation (step 522) of the flag signals of external memorizer 400.When confirming flag signals, when i.e. affirmation program is correct (true), representing that promptly USB controller 300 is electrically connected with the external memorizer 400 with second program, is loading and the execution (step 590) (for example: step 530 is to step 570) of carrying out the respective segments of second program from carrying out the jumping of first program then.When confirming when i.e. affirmation program is wrong (flase), to represent that promptly USB controller 300 is not electrically connected with the external memorizer 400 (step 580) with second program less than flag signals.
Certainly; the present invention also can have other various embodiments; under the situation that does not deviate from spirit of the present invention and essence thereof; those of ordinary skill in the art work as can make various corresponding changes and distortion according to the present invention, but these corresponding changes and distortion all should belong to the protection domain of the appended claim of the present invention.

Claims (13)

1. the manner of execution of a USB controller, be applied to a USB controller, this USB controller has a ROM (read-only memory) and a random access memory, it is characterized in that, the manner of execution of this USB controller comprises:
Carry out one first program in this ROM (read-only memory);
According to the program circuit of this first program, detect an external memorizer that is electrically connected to this USB controller, wherein this external memorizer stores one second program, and this second program is made of a plurality of section;
When detecting this USB controller and be electrically connected to this external memorizer, jump to carrying out this second program from carrying out this first program, comprising:
To be loaded in this random access memory one of in those sections of this second program;
Execution is loaded on this section of this second program in this random access memory; And
Carry out this repeatedly with being loaded on the step that step in this random access memory and this execution are loaded on this section of this second program in this random access memory one of in those sections of this second program, until finishing this second program implementation; And
After finishing this second program implementation, rebound continues and carries out this first program.
2. the manner of execution of USB controller according to claim 1 is characterized in that, described the step that is loaded in this random access memory one of in those sections of this second program is comprised:
Set an initial address and a termination address of this random access memory; And
This section of corresponding this start address of setting and this termination address in these a plurality of sections of this second program is loaded on this random access memory from this external memorizer;
Wherein, when not finishing this second program implementation, after executing this section that is loaded on this random access memory, this start address and this termination address of resetting this random access memory are loaded on another section in those sections in this random access memory to continue, and each this start address of setting is the size that is less than or equal to the storage space of this random access memory with the data volume that this termination address is constituted.
3. the manner of execution of USB controller according to claim 2 is characterized in that, the data volume that each this start address of setting and this termination address are constituted is the data volume that equals this section of pairing this second program.
4. according to the manner of execution of claim 1,2 or 3 described USB controllers, it is characterized in that the data volume of respectively this section of this second program is the size that is less than or equal to the storage space of this random access memory.
5. the manner of execution of USB controller according to claim 1, it is characterized in that, this first program has at least one flag signals, and respectively the program circuit of this this first program of flag signals mark is for one of in these a plurality of sections of carrying out this corresponding second program, and should be according to the program circuit of this first program, the step that detects an external memorizer that is electrically connected to this USB controller comprises:
In the process of carrying out this first program, in the time of one of in reading this at least one flag signals, this flag signals that identification reads; And
Detect this external memorizer that is electrically connected to this USB controller according to this flag signals that reads.
6. the manner of execution of USB controller according to claim 1, it is characterized in that, this external memorizer has a flag signals, and should be according to the program circuit of this first program, and the step that detects an external memorizer that is electrically connected to this USB controller comprises:
According to the program circuit of this first program, confirm this flag signals of this external memorizer;
Wherein, confirming this flag signals promptly represents to detect this USB controller and is electrically connected to this external memorizer.
7. the manner of execution of USB controller according to claim 1 is characterized in that, also comprises:
When detecting this USB controller and be not electrically connected to this external memorizer, this first program of execution continues.
8. USB controller, this USB controller selectivity is electrically connected to an external memorizer, and wherein this external memorizer stores one second program, it is characterized in that, and this USB controller comprises:
One ROM (read-only memory) stores one first program;
One random access memory; And
One processing unit, in order to carry out this first program and in this first program implementation process the program circuit according to this first program detect this external memorizer;
Wherein, this second program area is divided into a plurality of sections, and when this processing unit detects this external memorizer, this processing unit will be loaded on this random access memory from this external memorizer one of in those sections of this second program, and jumps to being executed in this section of this second program this random access memory from carrying out this first program.
9. USB controller according to claim 8, it is characterized in that, this first program has at least one flag signals, respectively the program circuit of this this first program of flag signals mark is this section of this corresponding second program of execution, and this processing unit is loaded on this section of this second program of correspondence according to the connection status selectivity execution of this flag signals and this external memorizer this section of this second program of this random access memory and execution loading.
10. USB controller according to claim 8 is characterized in that this external memorizer has a flag signals, and this processing unit detects this external memorizer by confirming this flag signals.
11. USB controller according to claim 8, it is characterized in that, this processing unit is by setting an initial address and a termination address of this random access memory, this section of this second program of correspondence is loaded on this random access memory from this external memorizer according to this start address of setting and this termination address, and this processing unit this start address and this termination address by resetting this random access memory, with another section of this second program of execution that continues, the data volume that wherein each this start address of setting and this termination address are constituted is the size that is less than or equal to the storage space of this random access memory.
12. according to Claim 8 or 11 described USB controllers, it is characterized in that the data volume of respectively this section of this second program is the size that is less than or equal to the storage space of this random access memory.
13. USB controller according to claim 8 is characterized in that, when this processing unit did not detect this external memorizer, this processing unit continued and carries out this first program.
CN201010140358.6A 2010-03-24 2010-03-24 Universal serial bus controller and execution method thereof Expired - Fee Related CN102200950B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201010140358.6A CN102200950B (en) 2010-03-24 2010-03-24 Universal serial bus controller and execution method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201010140358.6A CN102200950B (en) 2010-03-24 2010-03-24 Universal serial bus controller and execution method thereof

Publications (2)

Publication Number Publication Date
CN102200950A true CN102200950A (en) 2011-09-28
CN102200950B CN102200950B (en) 2014-01-22

Family

ID=44661640

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010140358.6A Expired - Fee Related CN102200950B (en) 2010-03-24 2010-03-24 Universal serial bus controller and execution method thereof

Country Status (1)

Country Link
CN (1) CN102200950B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000034878A1 (en) * 1998-12-04 2000-06-15 Advanced Micro Devices, Inc. Programmable pull-up for a universal serial bus interface
WO2003019403A2 (en) * 2001-08-22 2003-03-06 Peerless Systems Corporation Output management system and method for enabling printing via wireless devices
US20070006035A1 (en) * 2003-08-28 2007-01-04 Kazou Usui Microcomputer and method for developing system program
WO2009059179A1 (en) * 2007-10-31 2009-05-07 Texas Instruments Incorporated Sign operation instructions and circuitry
CN101539899A (en) * 2008-03-19 2009-09-23 恩益禧电子股份有限公司 Usb controller and buffer memory control method
CN101604252A (en) * 2009-07-10 2009-12-16 深圳华为通信技术有限公司 Multicomputer system and multicomputer system startup method

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000034878A1 (en) * 1998-12-04 2000-06-15 Advanced Micro Devices, Inc. Programmable pull-up for a universal serial bus interface
WO2003019403A2 (en) * 2001-08-22 2003-03-06 Peerless Systems Corporation Output management system and method for enabling printing via wireless devices
WO2003019403A3 (en) * 2001-08-22 2003-11-20 Peerless Systems Corp Output management system and method for enabling printing via wireless devices
US20070006035A1 (en) * 2003-08-28 2007-01-04 Kazou Usui Microcomputer and method for developing system program
WO2009059179A1 (en) * 2007-10-31 2009-05-07 Texas Instruments Incorporated Sign operation instructions and circuitry
CN101539899A (en) * 2008-03-19 2009-09-23 恩益禧电子股份有限公司 Usb controller and buffer memory control method
CN101604252A (en) * 2009-07-10 2009-12-16 深圳华为通信技术有限公司 Multicomputer system and multicomputer system startup method

Also Published As

Publication number Publication date
CN102200950B (en) 2014-01-22

Similar Documents

Publication Publication Date Title
CN103281689B (en) Method for network switching and version upgrading and terminal equipment
CN103744821A (en) Method and device for realizing USB OTG (Universal Serial Bus On-The-Go) function of mobile terminal
CN108134903B (en) Shooting method and related product
CN105900039A (en) Apparatus, system and method to provide platform support for multiple memory technologies
CN106201481A (en) Assembly management method and apparatus in application development system
US10997733B2 (en) Rigid-body configuration method, apparatus, terminal device, and computer readable storage medium
CN113535451A (en) Processing method and device for processor access exception, storage medium and computing equipment
US11379026B2 (en) Electronic device for preventing damage of USB device and operating method thereof
CN102866317A (en) Method and system for quick test of mobile terminal capacitive touch screen
CN103915739A (en) Combination power and data connector
CN102999423A (en) Multi-core testing method and device
CN103780813A (en) Method for making multiple camera modules compatible on terminal, terminal and camera modules
CN105071484A (en) Charging method and apparatus of terminal having data exchange function
CN105005526A (en) Information reminding method and mobile terminal
CN104657037A (en) Terminal interface processing method
CN104424003A (en) Information processing method and electronic device
CN103425539B (en) Information processing method and device
CN104539607A (en) Information checking method, terminal and server
CN104267892A (en) Orientation adjustment method and device
CN114691573A (en) Hardware identification circuit, method and related equipment
CN105074668B (en) Test Design assistant device and test design aiding method
CN102200950B (en) Universal serial bus controller and execution method thereof
TWI413904B (en) Universal Serial Bus (USB) controller and its execution method
CN103814386A (en) Electronic storage module, method for assigning contacts of an electronic storage module, method for implementing an assignment
CN104581344A (en) Menu interface display method and digital TV receiving terminal

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20140122

Termination date: 20150324

EXPY Termination of patent right or utility model