CN102185562B - Chaotic oscillator and application thereof as random bit generator - Google Patents
Chaotic oscillator and application thereof as random bit generator Download PDFInfo
- Publication number
- CN102185562B CN102185562B CN2011100518568A CN201110051856A CN102185562B CN 102185562 B CN102185562 B CN 102185562B CN 2011100518568 A CN2011100518568 A CN 2011100518568A CN 201110051856 A CN201110051856 A CN 201110051856A CN 102185562 B CN102185562 B CN 102185562B
- Authority
- CN
- China
- Prior art keywords
- transistor
- collector electrode
- constant
- current source
- attached
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
The invention discloses a chaotic oscillator, which comprises a negative transconductance sinusoidal oscillator circuit and a differential amplification circuit unit, wherein an output signal of the sinusoidal oscillator circuit is amplified by the differential amplification circuit unit, and the amplified signal is taken as output to obtain a continuous chaotic oscillation signal. Meanwhile, the invention discloses the application of the chaotic oscillator as a random bit generator. A sinusoidal oscillator provided by the invention is suitable to be realized on a single integrated circuit chip, and has a compact structure, low manufacturing cost, very high output frequency, high balance performance and high source suppression and noise immunity functions. The random bit generator designed according to the sinusoidal oscillator inherits the advantages. As a design scheme of a real random bit generator, the invention has a very high practical value.
Description
Technical field
The present invention relates to information technology and field of communication security, particularly a kind of chaotic oscillator, and with the application of this chaotic oscillator as a kind of random bit generator.
Background technology
Along with the remarkable development of high-level information and communication security, it is very important that the protection of information becomes.The random bit generator is widely used for many fields such as Computer Simulation, numerical analysis, evaluation of algorithm, statistical sampling, image discriminating, encryption, digital watermarking.
At present, the method for generation random number mainly comprises two kinds: arithmetic method and physics method.The arithmetic random number is that the mode through repeated calculation obtains, and this just might exist periodically, and this factor has hindered their application in cryptographic system.On the other hand, physical random number produces through physical phenomenon at random, owing to periodically do not exist, can realize high security.
Along with the fast development of electronic technology, produce random number through integrated circuit and more and more receive people's attention.At present, the researcher who has utilizes discrete chaotic maps to design and Implement digital random bit generator, is made into IC chip.On the other hand, in order to improve the speed that produces random bit stream, the researcher who also has utilizes chaotic oscillator that analog integrated circuit realizes continuous time to produce random bit.But; The circuit that proposes at present is more complicated on the whole, and cost is higher, and the chaos degree of the chaotic signal that produces is not enough; Be easy to crack; Therefore be necessary along this research direction, propose a kind ofly to be easy to realize, simulation chaotic oscillator that cost is low, novel, and and utilize this chaotic oscillator to realize the development of random bit generator.
Summary of the invention
In view of this, one of the object of the invention provides a kind of chaotic oscillator of simulation, and it is simple for structure, be easy to make, and cost is lower; Two of the object of the invention is the application as the random bit generator of the aforesaid chaotic oscillator of protection.
One of the object of the invention is realized by the following technical programs:
This chaotic oscillator comprises a negative transconductance sinusoidal oscillator circuit and a differential amplifier circuit unit; Through the output signal of negative transconductance sinusoidal oscillator circuit is amplified the back as exporting through the differential amplifier circuit unit, obtain continuous chaotic oscillation signal.
Further; Said negative transconductance sinusoidal oscillator circuit comprises the bipolar transistor I and the transistor I I of two NPN types; The base stage of said transistor I I and the collector electrode of transistor I link; The collector electrode of said transistor I I and the base stage of transistor I link, and the emitter of said transistor I I connects back ground connection with the emitter of transistor I; Be parallel with second electric capacity between the collector electrode of said transistor I I and the emitter, be parallel with first electric capacity between the collector electrode of said transistor I and the emitter; The collector electrode of said transistor I is attached to constant-current source II through first inductance, and the collector electrode of said transistor I I is attached to constant-current source I through second inductance, is provided with isolation resistance between said constant-current source I and the constant-current source II;
Said differential amplifier circuit unit comprises the bipolar transistor III and the transistor I V of two NPN types; The base stage of said transistor I II is attached to the common point of first electric capacity and transistor I collector electrode, and the base stage of said transistor I V is attached to the common point of second electric capacity and transistor I I collector electrode; The emitter of said transistor I II and transistor I V is coupled to each other, and is attached to common ground point through constant-current source; The collector electrode of said transistor I II is attached to the common junction of second inductance and constant-current source I, and the collector electrode of said transistor I V is attached to the common junction of first inductance and constant-current source II.
Two of the object of the invention be through with aforesaid chaotic oscillator as the random bit generator should be used for realize.
The invention has the beneficial effects as follows:
The sinusoidal oscillator that the present invention proposes is adapted at realizing on the IC chip of monolithic, its compact conformation, cheap, and have very high output frequency; Its balance quality is good simultaneously, has high source and suppresses and noise immunologic function, has inherited above advantage according to the random signal generator of this sinusoidal oscillator design, as a kind of random bit generator scheme, has higher utility.
Other advantages of the present invention, target and characteristic will be set forth in specification subsequently to a certain extent; And to a certain extent; Based on being conspicuous to those skilled in the art, perhaps can from practice of the present invention, obtain instruction to investigating of hereinafter.Target of the present invention and other advantages can realize and obtain through following specification and claims.
Description of drawings
In order to make the object of the invention, technical scheme and advantage clearer, will combine accompanying drawing that the present invention is made further detailed description below, wherein:
Fig. 1 is a chaotic oscillator circuit connecting figure of the present invention;
Fig. 2 is voltage V in the chaotic oscillator circuit
C1-V
C2Phasor;
Fig. 3 is voltage V in the chaotic oscillator circuit
C1Power spectrum chart;
Fig. 4 is figure time response of state variable x in the system (2), y and z;
Fig. 5 is the phasor between state variable x in the system (2), y and the z;
Fig. 6 is the phasor of variable after through conversion in the system (2);
Fig. 7 is the Lyapunov index map of system (2);
Fig. 8 is the generation schematic diagram of random bit stream.
Embodiment
Below will carry out detailed description to the preferred embodiments of the present invention with reference to accompanying drawing.Should be appreciated that preferred embodiment has been merely explanation the present invention, rather than in order to limit protection scope of the present invention.
As shown in Figure 1, chaotic oscillator of the present invention comprises a negative transconductance sinusoidal oscillator circuit and a differential amplifier circuit unit; Through the output signal of sinusoidal oscillator circuit is amplified the back as exporting through the differential amplifier circuit unit, obtain continuous chaotic oscillation signal.
In the present embodiment; Said negative transconductance sinusoidal oscillator circuit comprises the bipolar transistor I T1 and the transistor I I T2 of two NPN types; The collector electrode of the base stage of transistor I I T2 and transistor I T1 links; The base stage of the collector electrode of transistor I I T2 and transistor I T1 links, and the emitter of transistor I I T2 connects back ground connection with the emitter of transistor I T1; Be parallel with second capacitor C 2 between the collector electrode of said transistor I I T2 and the emitter, be parallel with first capacitor C 1 between the collector electrode of transistor I T1 and the emitter; The collector electrode of said transistor I T1 is attached to constant-current source II Im2 through first inductance L 1, and the collector electrode of transistor I I D2 is attached to constant-current source I Im1 through second inductance L 2, is provided with isolation resistance R between constant-current source I Im1 and the constant-current source II Im2;
In the present embodiment; The differential amplifier circuit unit comprises the bipolar transistor III T3 and the transistor I V T4 of two NPN types; The base stage of said transistor I II T3 is attached to the common point of first capacitor C 1 and transistor I T1 collector electrode, and the base stage of said transistor I V T4 is attached to the common point of second capacitor C 2 and transistor I I T2 collector electrode; The emitter of said transistor I II T3 and transistor I V T4 is coupled to each other, and is attached to common ground point through constant-current source IO; The collector electrode of said transistor I II T3 is attached to the common junction of second inductance L 2 and constant-current source I Im1, and the collector electrode of said transistor I V T4 is attached to the common junction of first inductance L 1 and constant-current source II Im2.
Because the inductance value that bipolar transistor requires is less, therefore be more suitable in monolithic integrated circuit, realizing.In addition, it should be noted that this chaotic oscillator is a balance, have high source and suppress and noise immunologic function.
Through circuit shown in Figure 1 is carried out the node voltage analysis, can obtain following circuit equation:
Wherein, V
TAnd I
SCut-in voltage and the saturation current of representing bipolar transistor respectively.I
0For constant-current source I0, bias current, I
mBe the bias current of constant-current source Im1 and Im2, V
C1And V
C2Represent capacitor C respectively
1And C
2The voltage at two ends.In experiment, selecting all crystals pipe model is 2N1711, capacitor C
1=C
2=10nF, inductance L
1=L
2=10mH, constant-current source I
O=280uA, I
M1=I
M2=170uA, resistance R=1k Ω can be observed V
C1-V
C2Phasor and V
C1Power spectrum chart, as shown in Figures 2 and 3.As can beappreciated from fig. 3, power spectrum is a continuous spectrum, noise background and broad peak occur, has tangible chaotic motion characteristic.
In order further this circuit to be carried out numerical analysis, formula (1) is standardized order
t
n=t/RC selects the value of R to equal
V
sBe ratio-voltage arbitrarily, formula (1) is transformed to following form:
Wherein,
Work as a=1, b=0.5 * 10
-6, c=3,
During d=1, the system (2) of expression shows tangible chaotic behavior, the time response of state variable and phasor such as Fig. 4 and shown in Figure 5 in the formula (2).
It should be noted that; To formula (1) when standardizing; Make
so will obtain the phasor similar with Experiment of Electrical Circuits; Proper process is carried out in output that must logarithm value emulation, thereby can obtain phasor as shown in Figure 6.Comparison diagram 6 finds easily that with Fig. 2 numerical simulation and Experiment of Electrical Circuits result are very approximate.The Lyapunov index map of system (2) is as shown in Figure 7, and system has a positive Lyapunov index, explains that this system is a chaos system.
Another object of the present invention is to utilize this chaotic oscillator as a random bit generator, adopts the method for propositions such as Yalcin to produce bit stream.At first, the state space with chaos attractor is divided into three sub spaces S
0, S
1And S
2, as shown in Figure 8.When system trajectory from S
0To S
1Produce 0 bit, from S
1To S
2Then produce 1 bit.Yet the bit stream that obtains like this has bias in statistical test.In order to eliminate unknown bias, can adopt well-known Von Neumann ' s to separate the phase difference technology (de-skewing technique) between two coherent signals.In this technology, comprise 01 bit converting 0 bit into, 10 bits to converting 1 bit into, and are removed 00 bit to right with 11 bits.In experiment, get C0=-5.0, C1=0 then can obtain length and be 8626 bit sequence, and this bit sequence has been carried out statistical test, and test result is seen table 1.
Table 1 system statistics test result
This system has passed through 9 kinds of tests of NIST (National Institute of Standards and Technology) SpecialPublication 800-22, has randomness preferably.
Explanation is at last; Above embodiment is only unrestricted in order to technical scheme of the present invention to be described; Although with reference to preferred embodiment the present invention is specified, those of ordinary skill in the art should be appreciated that and can make amendment or be equal to replacement technical scheme of the present invention; And not breaking away from the aim and the scope of present technique scheme, it all should be encompassed in the middle of the claim scope of the present invention.
Claims (2)
1. chaotic oscillator, it is characterized in that: said chaotic oscillator comprises a negative transconductance sinusoidal oscillator circuit and a differential amplifier circuit unit; Through the output signal of negative transconductance sinusoidal oscillator circuit is amplified the back as exporting through the differential amplifier circuit unit, obtain continuous chaotic oscillation signal;
Said negative transconductance sinusoidal oscillator circuit comprises the bipolar transistor I (T1) and the transistor I I (T2) of two NPN types; The collector electrode of the base stage of said transistor I I (T2) and transistor I (T1) links; The base stage of the collector electrode of said transistor I I (T2) and transistor I (T1) links, and the emitter of said transistor I I (T2) connects back ground connection with the emitter of transistor I (T1); Be parallel with second electric capacity (C2) between the collector electrode of said transistor I I (T2) and the emitter, be parallel with first electric capacity (C1) between the collector electrode of said transistor I (T1) and the emitter; The collector electrode of said transistor I (T1) is attached to constant-current source I (Im2) through first inductance (L1); The collector electrode of said transistor I I (T2) is attached to constant-current source II (Im1) through second inductance (L2), is provided with isolation resistance (R) between said constant-current source I (Im1) and the constant-current source II (Im2);
Said differential amplifier circuit unit comprises the bipolar transistor III (T3) and the transistor I V (T4) of two NPN types; The base stage of said transistor I II (T3) is attached to the common point of first electric capacity (C1) and transistor I (T1) collector electrode, and the base stage of said transistor I V (T4) is attached to the common point of second electric capacity (C2) and transistor I I (T2) collector electrode; The emitter of said transistor I II (T3) and transistor I V (T4) is coupled to each other, and is attached to common ground point through constant-current source (IO); The collector electrode of said transistor I II (T3) is attached to the common junction of second inductance (L2) and constant-current source I (Im1), and the collector electrode of said transistor I V (T4) is attached to the common junction of first inductance (L1) and constant-current source II (Im2).
2. with of the application of the described chaotic oscillator of claim 1 as the random bit generator.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011100518568A CN102185562B (en) | 2011-03-03 | 2011-03-03 | Chaotic oscillator and application thereof as random bit generator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011100518568A CN102185562B (en) | 2011-03-03 | 2011-03-03 | Chaotic oscillator and application thereof as random bit generator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102185562A CN102185562A (en) | 2011-09-14 |
| CN102185562B true CN102185562B (en) | 2012-11-21 |
Family
ID=44571648
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011100518568A Expired - Fee Related CN102185562B (en) | 2011-03-03 | 2011-03-03 | Chaotic oscillator and application thereof as random bit generator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102185562B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103888239B (en) * | 2013-04-25 | 2017-02-22 | 江苏理工学院 | Chaotic circuit composed of RC oscillator and LC resonant loop |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4458754B2 (en) * | 2003-03-04 | 2010-04-28 | 株式会社ルネサステクノロジ | L load differential circuit |
| US7847650B2 (en) * | 2006-12-15 | 2010-12-07 | Pentomics, Inc | Low phase-noise oscillator |
| GR1006012B (en) * | 2006-12-27 | 2008-07-31 | Analogies Α.Ε. | Integrated circuit of differential distributed oscillator. |
-
2011
- 2011-03-03 CN CN2011100518568A patent/CN102185562B/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN102185562A (en) | 2011-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Lai et al. | Various types of coexisting attractors in a new 4D autonomous chaotic system | |
| CN202998051U (en) | Memristor-based hyperchaotic-system realization circuit | |
| CN102081359B (en) | DSP Builder-based time-varying delay hyperchaos digital circuit design method and circuit | |
| CN101800512B (en) | Chaotic signal source with adjustable dynamic amplitude linearity | |
| CN107611962B (en) | Power grid system branch searching method and system and electronic equipment | |
| CN106026969B (en) | First-order low-pass wave circuit based on memristor | |
| CN106020770B (en) | A kind of real random number generator based on Resistance Thermal Noise | |
| CN101789860A (en) | Chaotic signal generator | |
| CN101882062A (en) | True random bit stream generator | |
| CN104572757A (en) | Microblog group processing method and device | |
| CN103684458B (en) | Analog-digital converter protection circuit, digital power, the processing method of digital signal and processing module and circuit protection method | |
| CN103207363A (en) | Instrument for measuring solar cell parameters | |
| CN104283671B (en) | Chaos signal generator based on broad sense memristor Colpitts oscillators | |
| Chai et al. | A more efficient classification scheme for ID3 | |
| CN102185562B (en) | Chaotic oscillator and application thereof as random bit generator | |
| CN105207771A (en) | Double-scroll hidden Chua chaos attractor generation circuit based on single-piece current feedback operational amplifier | |
| CN208890813U (en) | A kind of third-order self-governing chaos circuit of cluster hair oscillation | |
| CN201654763U (en) | Bit stream generator of true random | |
| CN109302277A (en) | A kind of four-dimension fractional order chaotic model and circuit | |
| CN107124259A (en) | A kind of simple Dendrolimus kikuchii chaotic oscillator | |
| CN110912675B (en) | Fractional order double-wing chaotic hidden attractor generating circuit | |
| CN103888239B (en) | Chaotic circuit composed of RC oscillator and LC resonant loop | |
| CN202586873U (en) | Frequency multiplier circuit and Bluetooth three dimensional glasses phase tester | |
| CN104880586A (en) | High-power function generator and generation method | |
| CN106789145A (en) | A kind of warning information method for pushing and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121121 Termination date: 20150303 |
|
| EXPY | Termination of patent right or utility model |