CN102169888A - Strain geoi structure and forming method thereof - Google Patents
Strain geoi structure and forming method thereof Download PDFInfo
- Publication number
- CN102169888A CN102169888A CN 201110058370 CN201110058370A CN102169888A CN 102169888 A CN102169888 A CN 102169888A CN 201110058370 CN201110058370 CN 201110058370 CN 201110058370 A CN201110058370 A CN 201110058370A CN 102169888 A CN102169888 A CN 102169888A
- Authority
- CN
- China
- Prior art keywords
- layer
- thin layer
- passivation
- strain
- channel region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Thin Film Transistor (AREA)
Abstract
The invention provides a strain GeOI structure which comprises a silicon substrate with an oxide insulating layer on a surface; a Ge layer formed on the oxide insulating layer, wherein a first passivation thin layer is formed between the Ge layer and the oxide insulating layer; a gate stack is formed on the Ge layer, and a channel region formed below the gate stack, and drain region and a source region formed at both sides of the channel region; and a SiN strain cap layer for covering the gate stack to enable the channel region to produce strain. The passivation thin layer formed by strontium germanide or barium germanide in the invention embodiment belongs to the semiconductor; an interface state problem between the Ge material and the insulating oxide can be improved through a first passivation layer so as to reduce the electric leakage and scattering at the interface. Furthermore, the SiN strain cap layer enables the channel region to produce strain so as to improve the performance of the appliance.
Description
Technical field
The present invention relates to semiconductor design and manufacturing technology field, particularly a kind of strain GeOI (ge-on-insulator) structure and forming method thereof.
Background technology
For a long time, it is constantly scaled that the characteristic size of metal-oxide semiconductor fieldeffect transistor (MOSFET) is being followed so-called Moore's Law (Moore ' s law) always, its operating rate is more and more faster, but, for for Si material itself, approached the dual limit of physics and technology.Thereby people have proposed various methods for the performance that constantly promotes the MOSFET device, thereby the development of MOSFET device has entered so-called back mole (More-Than-Moore) epoch.Based on the high mobility raceway groove engineering of high carrier mobility material systems such as dissimilar materials structure especially Si base Ge material is wherein a kind of fruitful technology.For example, it is exactly a kind of Si base Ge material with high hole mobility that Ge is formed the GeOI structure with the Si sheet Direct Bonding with SiO2 insulating barrier, has good application prospects.
Existing GeOI structure is with Ge and SiO
2Deng the insulation oxide Direct Bonding, perhaps be formed with GeO on the Ge
2Again with wafer bonding.The shortcoming that prior art exists is, if in the GeOI technology, directly on the insulation oxide substrate, form the Ge material, because the contact interface between Ge material and the insulation oxide is poor, especially interface state density is very high, thereby cause more serious scattering and electric leakage, finally influenced device performance.In addition, because the Ge layer is extremely thin, so the Ge layer is difficult to form strain.
Summary of the invention
Purpose of the present invention is intended to solve at least one of above-mentioned technological deficiency, particularly solve in the present GeOI structure the very poor defective of interfacial state between the Ge and oxide-insulator, and the Ge layer is difficult to form the defective of strain.
For achieving the above object, one aspect of the present invention proposes a kind of strain GeOI structure, and comprising: the surface has the silicon substrate of oxide insulating layer; Be formed on the Ge layer on the described oxide insulating layer, wherein, be formed with the first passivation thin layer between described Ge layer and the described oxide insulating layer; The grid that are formed on the described Ge layer pile up, and be formed on described grid under piling up channel region and the drain region and the source region of channel region both sides; With cover SiN stress cap layer that described grid pile up so that described channel region produces strain.
In one embodiment of the invention, described grid pile up and comprise: be positioned at the gate dielectric layer on the described Ge layer; Be positioned at the gate electrode on the described gate dielectric layer; With the side wall that is positioned at described gate dielectric layer and described gate electrode both sides, wherein, the height of described side wall be described gate electrode height 0.5-0.8 doubly.
In one embodiment of the invention, the described first passivation thin layer is strontium germanide thin layer, barium germanide thin layer, GeSi passivation thin layer or Si thin layer.
In one embodiment of the invention, also comprise: be formed on the second passivation thin layer on the described Ge layer, the described second passivation thin layer is strontium germanide thin layer, barium germanide thin layer or GeSi passivation thin layer.
In one embodiment of the invention, link to each other by the bonding mode between described oxide insulating layer and the described Ge layer.
The present invention has also proposed a kind of formation method of strain GeOI structure on the other hand, may further comprise the steps: form the Ge layer on first substrate; The first surface of described Ge layer is handled to form the first passivation thin layer; With described first substrate, described Ge layer and the upset of the described first passivation thin layer and be transferred to the silicon substrate that there is oxide insulating layer on the surface; Remove described first substrate; The grid that formation is positioned on the described Ge layer pile up, and form and to be positioned at described grid and to form channel region under piling up, and the drain region and the source region that are positioned at described channel region both sides; With pile up at described grid on form to cover SiN stress cap layer that described grid pile up so that described channel region produces strain.
In one embodiment of the invention, described piling up further at formation grid on the Ge layer comprises: form gate dielectric layer on described Ge layer; On described gate dielectric layer, form gate electrode; Form side wall at described gate dielectric layer and described gate electrode both sides; The described side wall of etching so that the height of described side wall be described gate electrode height 0.5-0.8 doubly.
In one embodiment of the invention, the described first passivation thin layer is strontium germanide thin layer, barium germanide thin layer, GeSi passivation thin layer or Si thin layer.
In one embodiment of the invention, after described removal first substrate, also comprise: the second surface of described Ge layer is handled to form the second passivation thin layer, and the described second passivation thin layer is strontium germanide thin layer, barium germanide thin layer or GeSi passivation thin layer.
In one embodiment of the invention, after described removal first substrate, also comprise: the second surface to described Ge layer carries out silicidation to form GeSi passivation thin layer.
In one embodiment of the invention, by the bonding mode the described first passivation thin layer is linked to each other with described oxide insulating layer.
Can improve interfacial state problem between Ge material and the insulation oxide by first passivation layer in embodiments of the present invention, thereby reduce this electric leakage and scattering at the interface.In the preferred embodiment of the present invention, the passivation thin layer that strontium germanide or barium germanide or GeSi form belongs to semiconductor, therefore not only can improve the interfacial state problem between Ge material and the insulation oxide, reduce this electric leakage and scattering at the interface, also can excessively not reduce the mobility performance of Ge material in addition.In addition, the SiN stress cap layer by the embodiment of the invention can make channel region produce strain, thereby improves device performance.In effective embodiment of the present invention, when the height of side wall was 0.5-0.8 times of height of gate electrode, the stress of SiN stress cap layer can more effectively be delivered to channel region, thereby more effectively improves device performance.
Aspect that the present invention adds and advantage part in the following description provide, and part will become obviously from the following description, or recognize by practice of the present invention.
Description of drawings
Above-mentioned and/or additional aspect of the present invention and advantage are from obviously and easily understanding becoming the description of embodiment below in conjunction with accompanying drawing, wherein:
Fig. 1 is the schematic diagram of the strain GeOI structure of the embodiment of the invention;
Fig. 2-6 is the intermediate steps schematic diagram of formation method of the strain GeOI structure of the embodiment of the invention.
Embodiment
Describe embodiments of the invention below in detail, the example of described embodiment is shown in the drawings, and wherein identical from start to finish or similar label is represented identical or similar elements or the element with identical or similar functions.Below by the embodiment that is described with reference to the drawings is exemplary, only is used to explain the present invention, and can not be interpreted as limitation of the present invention.
Disclosing hereinafter provides many different embodiment or example to be used for realizing different structure of the present invention.Of the present invention open in order to simplify, hereinafter parts and the setting to specific examples is described.Certainly, they only are example, and purpose does not lie in restriction the present invention.In addition, the present invention can be in different examples repeat reference numerals and/or letter.This repetition is in order to simplify and purpose clearly, itself not indicate the relation between various embodiment that discuss of institute and/or the setting.In addition, various specific technology and the examples of material that the invention provides, but those of ordinary skills can recognize the property of can be applicable to of other technologies and/or the use of other materials.In addition, first feature described below second feature it " on " structure can comprise that first and second features form the embodiment of direct contact, can comprise that also additional features is formed on the embodiment between first and second features, such first and second features may not be direct contacts.
As shown in Figure 1, be the schematic diagram of the strain GeOI structure of the embodiment of the invention.This GeOI structure comprises that there is the silicon substrate 1100 and the Ge layer 1300 that is formed on the oxide insulating layer 1200 of oxide insulating layer 1200 on the surface, wherein, is formed with the first passivation thin layer 1400 between Ge layer 1300 and the oxide insulating layer 1200.In embodiments of the present invention, the first passivation thin layer 1300 is strontium germanide GeSr for adopting strontium Sr or barium Ba to what the first surface of Ge layer 1200 was handled formation
xOr barium germanide GeBa
xCertainly in other embodiments of the invention, the first passivation thin layer 1400 also can be GeSi passivation thin layer or Si thin layer.In one embodiment of the invention, the surface has the silicon substrate 1100 of oxide insulating layer to comprise the Si substrate, and is formed on the SiO on the Si substrate
2Insulating barrier.Because the passivation thin layer that strontium germanide or barium germanide form belongs to semiconductor, therefore not only can improve the interfacial state problem between Ge material and the insulation oxide, reduce this electric leakage and scattering at the interface, also can excessively not reduce the mobility performance of Ge material in addition.In embodiments of the present invention, in order to generate the Ge channel device with strain, this strain GeOI structure also is included in grid and forms covering gate on piling up and pile up the SiN stress cap layer 1900 of (gate dielectric layer 1600 and gate electrode 1700) so that channel region produces strain.In embodiments of the present invention, can make channel region produce compressive strain or tensile strain by the component of regulating N in the SiN stress cap layer 1900, thereby improve device performance.
In one embodiment of the invention, this strain GeOI structure also comprises the second passivation thin layer 1500 that is formed on the described Ge layer.Wherein, similarly, the second passivation thin layer 1500 adopts strontium Sr or barium Ba to be strontium germanide or barium germanide to what the second surface of Ge layer 1400 was handled formation.Certainly in other embodiments of the invention, also can form the second passivation thin layer 1500 by other modes, promptly this second passivation thin layer 1500 is GeSi.
In one embodiment of the invention, this GeOI structure also comprises gate dielectric layer 1600 that is formed on the second passivation thin layer 1500 and the gate electrode 1700 that is formed on the gate dielectric layer 1600, and is formed on source electrode and drain electrode 1800 among the Ge layer 1400.
Shown in Fig. 2-6, be the intermediate steps schematic diagram of the formation method of the strain GeOI structure of the embodiment of the invention.This method may further comprise the steps:
Step S101 provides first substrate 2000, and wherein, first substrate 2000 is Si substrate or Ge substrate.Certainly in other embodiments of the invention, also can adopt other substrates.First substrate 2000 is reusable in embodiments of the present invention, thereby reduces manufacturing cost.
Step S102 forms Ge layer 1300, as shown in Figure 2 on first substrate 2000.
Step S103 adopts strontium Sr or barium Ba that the first surface of Ge layer 1300 is handled to form the first passivation thin layer 1400, and this first passivation thin layer 1400 is strontium germanide or barium germanide, as shown in Figure 3.Certainly in other embodiments of the invention, the first passivation thin layer 1400 also can be GeSi passivation thin layer or Si thin layer, for example Ge layer 1300 is carried out the Siization processing, perhaps deposit Si thin layer on Ge layer 1300.
Step S104 is with first substrate 2000, Ge layer 1300 and 1400 upsets of the first passivation thin layer and be transferred to the silicon substrate 1100 that there is oxide insulating layer 1200 on the surface, as shown in Figure 4.In one embodiment of the invention, by the bonding mode the first passivation thin layer 1300 is linked to each other with oxide insulating layer 1200.
Step S105 removes first substrate 2000, as shown in Figure 5.
Step S106 selectively, adopts strontium or barium that the second surface of Ge layer 1400 is handled to form the second passivation thin layer 1500, and this second passivation thin layer 1500 is strontium germanide or barium germanide, as shown in Figure 6.Similarly, in other embodiments of the invention, also can form the second passivation thin layer 1500 by other modes, promptly this second passivation thin layer 1500 is GeSi.
Step S107, formation is positioned at that grid on the second passivation thin layer 1500 pile up (being gate dielectric layer 1600 and gate electrode 1700) and grid pile up the side wall of both sides, and form and to be positioned at grid and to form channel region under piling up, and the drain region and the source region 1800 that are positioned at the channel region both sides.。In an embodiment of the present invention, grid pile up and the formation in source region and drain region both can have been adopted preceding grid (gate-first) technology, also can adopt back grid (gate-last) technology.
In a preferred embodiment of the invention, also can carry out etching, make its 0.5-0.8 that highly is about gate height doubly side wall.
Step S108, deposit SiN layer, and carry out etching to form SiN stress cap layer 1900, as shown in Figure 1.
Can improve interfacial state problem between Ge material and the insulation oxide by first passivation layer in embodiments of the present invention, thereby reduce this electric leakage and scattering at the interface.In the preferred embodiment of the present invention, the passivation thin layer that strontium germanide or barium germanide form belongs to semiconductor, therefore not only can improve the interfacial state problem between Ge material and the insulation oxide, reduce this electric leakage and scattering at the interface, also can excessively not reduce the mobility performance of Ge material in addition.In addition, the SiN stress cap layer by the embodiment of the invention can make channel region produce strain, thereby improves device performance.In effective embodiment of the present invention, when the height of side wall was 0.5-0.8 times of height of gate electrode, the stress of SiN stress cap layer can more effectively be delivered to channel region, thereby more effectively improves device performance.
Although illustrated and described embodiments of the invention, for the ordinary skill in the art, be appreciated that without departing from the principles and spirit of the present invention and can carry out multiple variation, modification, replacement and modification that scope of the present invention is by claims and be equal to and limit to these embodiment.
Claims (10)
1. a strain GeOI structure is characterized in that, comprising:
The surface has the silicon substrate of oxide insulating layer;
Be formed on the Ge layer on the described oxide insulating layer, wherein, be formed with the first passivation thin layer between described Ge layer and the described oxide insulating layer;
The grid that are formed on the described Ge layer pile up, and be formed on described grid under piling up channel region and the drain region and the source region of channel region both sides; With
Cover the SiN stress cap layer that described grid pile up so that described channel region produces strain.
2. strain GeOI structure as claimed in claim 1 is characterized in that described grid pile up and comprise:
Be positioned at the gate dielectric layer on the described Ge layer;
Be positioned at the gate electrode on the described gate dielectric layer; With
Be positioned at the side wall of described gate dielectric layer and described gate electrode both sides, wherein, the height of described side wall be described gate electrode height 0.5-0.8 doubly.
3. strain GeOI structure as claimed in claim 1 is characterized in that, the described first passivation thin layer is strontium germanide thin layer, barium germanide thin layer, GeSi passivation thin layer or Si thin layer.
4. strain GeOI structure as claimed in claim 1 is characterized in that, also comprises:
Be formed on the second passivation thin layer on the described Ge layer, the described second passivation thin layer is strontium germanide thin layer, barium germanide thin layer or GeSi passivation thin layer.
5. strain GeOI structure as claimed in claim 1 is characterized in that, links to each other by the bonding mode between described oxide insulating layer and the described Ge layer.
6. the formation method of a strain GeOI structure is characterized in that, may further comprise the steps:
On first substrate, form the Ge layer;
The first surface of described Ge layer is handled to form the first passivation thin layer;
With described first substrate, described Ge layer and the upset of the described first passivation thin layer and be transferred to the silicon substrate that the surface has oxide insulating layer;
Remove described first substrate;
The grid that formation is positioned on the described Ge layer pile up, and form and to be positioned at described grid and to form channel region under piling up, and the drain region and the source region that are positioned at described channel region both sides; With
The SiN stress cap layer that the described grid of formation covering pile up on described grid pile up is so that described channel region produces strain.
7. the formation method of strain GeOI structure as claimed in claim 6 is characterized in that, the described grid that form on the Ge layer pile up further and comprise:
On described Ge layer, form gate dielectric layer;
On described gate dielectric layer, form gate electrode;
Form side wall at described gate dielectric layer and described gate electrode both sides;
The described side wall of etching so that the height of described side wall be described gate electrode height 0.5-0.8 doubly.
8. the formation method of strain GeOI structure as claimed in claim 6 is characterized in that, the described first passivation thin layer is strontium germanide thin layer, barium germanide thin layer, GeSi passivation thin layer or Si thin layer.
9. the formation method of strain GeOI structure as claimed in claim 6 is characterized in that, after described removal first substrate, also comprises:
The second surface of described Ge layer is handled to form the second passivation thin layer, and the described second passivation thin layer is strontium germanide thin layer, barium germanide thin layer or GeSi passivation thin layer.
10. the formation method of strain GeOI structure as claimed in claim 6 is characterized in that, by the bonding mode the described first passivation thin layer is linked to each other with described oxide insulating layer.
Priority Applications (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011100583707A CN102169888B (en) | 2011-03-10 | 2011-03-10 | Strain geoi structure and forming method thereof |
| US13/263,236 US8704306B2 (en) | 2011-03-10 | 2011-08-25 | Strained Ge-on-insulator structure and method for forming the same |
| US13/263,222 US8786017B2 (en) | 2011-03-10 | 2011-08-25 | Strained Ge-on-insulator structure and method for forming the same |
| PCT/CN2011/078948 WO2012119419A1 (en) | 2011-03-10 | 2011-08-25 | Strained ge-on-insulator structure and method for forming the same |
| PCT/CN2011/078946 WO2012119418A1 (en) | 2011-03-10 | 2011-08-25 | Strained ge-on-insulator structure and method for forming the same |
| PCT/CN2011/078944 WO2012119417A1 (en) | 2011-03-10 | 2011-08-25 | Strained ge-on-insulator structure and method for forming the same |
| US13/263,227 US8890209B2 (en) | 2011-03-10 | 2011-08-25 | Strained GE-ON-insulator structure and method for forming the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2011100583707A CN102169888B (en) | 2011-03-10 | 2011-03-10 | Strain geoi structure and forming method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102169888A true CN102169888A (en) | 2011-08-31 |
| CN102169888B CN102169888B (en) | 2012-11-14 |
Family
ID=44490972
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2011100583707A Active CN102169888B (en) | 2011-03-10 | 2011-03-10 | Strain geoi structure and forming method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102169888B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103489777A (en) * | 2012-06-11 | 2014-01-01 | 中芯国际集成电路制造(上海)有限公司 | Stress memory technology method |
| CN107275416A (en) * | 2017-05-09 | 2017-10-20 | 浙江大学 | A kind of photo-detector and preparation method thereof |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060110899A1 (en) * | 2004-11-19 | 2006-05-25 | Konstantin Bourdelle | Methods for fabricating a germanium on insulator wafer |
| CN101292342A (en) * | 2005-10-19 | 2008-10-22 | Soi科技公司 | Treating a germanium layer bonded to a substrate |
| CN101295647A (en) * | 2008-01-16 | 2008-10-29 | 清华大学 | Method for reinforcing MOS device channel region strain |
| CN101882624A (en) * | 2010-06-29 | 2010-11-10 | 清华大学 | Structure with high-Ge strained layer formed on insulating substrate and forming method |
-
2011
- 2011-03-10 CN CN2011100583707A patent/CN102169888B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060110899A1 (en) * | 2004-11-19 | 2006-05-25 | Konstantin Bourdelle | Methods for fabricating a germanium on insulator wafer |
| CN101292342A (en) * | 2005-10-19 | 2008-10-22 | Soi科技公司 | Treating a germanium layer bonded to a substrate |
| CN101295647A (en) * | 2008-01-16 | 2008-10-29 | 清华大学 | Method for reinforcing MOS device channel region strain |
| CN101882624A (en) * | 2010-06-29 | 2010-11-10 | 清华大学 | Structure with high-Ge strained layer formed on insulating substrate and forming method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103489777A (en) * | 2012-06-11 | 2014-01-01 | 中芯国际集成电路制造(上海)有限公司 | Stress memory technology method |
| CN107275416A (en) * | 2017-05-09 | 2017-10-20 | 浙江大学 | A kind of photo-detector and preparation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102169888B (en) | 2012-11-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102184954B (en) | Ge channel device and forming method thereof | |
| CN102117808B (en) | Field effect transistor device with improved carrier mobility and manufacturing method thereof | |
| CN102437088B (en) | Semiconductor structure and manufacture method thereof | |
| CN103337516B (en) | Enhancement mode switching device and manufacture method thereof | |
| Mertens et al. | Si-cap-free SiGe p-channel FinFETs and gate-all-around transistors in a replacement metal gate process: Interface trap density reduction and performance improvement by high-pressure deuterium anneal | |
| CN102117750A (en) | Metal-oxide-semiconductor field effect transistor (MOSFET) structure and manufacturing method thereof | |
| CN202487541U (en) | Semiconductor structure | |
| CN101320711B (en) | Metal-oxide-semiconductor transistor and preparation thereof | |
| CN102299061A (en) | Method for manufacturing semiconductor device | |
| CN100444402C (en) | Semiconductor device | |
| CN102097477A (en) | MIS (metal-insulator-semiconductor) and MIM (metal-insulator-metal) device provided with gate | |
| CN102222616A (en) | Manufacturing method of semiconductor device | |
| CN102769033A (en) | HEMT (high electron mobility transistor) with high breakdown voltage and manufacturing method of HEMT | |
| CN102157379B (en) | High-performance semiconductor device and manufacturing method thereof | |
| CN102169888B (en) | Strain geoi structure and forming method thereof | |
| CN102299077A (en) | Semiconductor device and manufacturing method thereof | |
| CN104752205A (en) | Semiconductor device and forming method thereof | |
| CN102194692A (en) | Production method for semiconductor device | |
| CN102651397B (en) | Semiconductor device and manufacturing method thereof | |
| US8729639B2 (en) | Semiconductor device and method for producing the same | |
| CN102800699A (en) | Semiconductor structure and forming method thereof | |
| CN102157432A (en) | GeOI structure and formation method thereof | |
| CN102184953B (en) | Stress GeOI structure and forming method thereof | |
| CN202003995U (en) | Field effect transistor device with stress structures | |
| CN102184940A (en) | Semiconductor structure and forming method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |