CN102142439A - Layout structure of driving chip - Google Patents
Layout structure of driving chip Download PDFInfo
- Publication number
- CN102142439A CN102142439A CN2010106127987A CN201010612798A CN102142439A CN 102142439 A CN102142439 A CN 102142439A CN 2010106127987 A CN2010106127987 A CN 2010106127987A CN 201010612798 A CN201010612798 A CN 201010612798A CN 102142439 A CN102142439 A CN 102142439A
- Authority
- CN
- China
- Prior art keywords
- chip
- grid
- domain structure
- driving
- layout structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Thin Film Transistor (AREA)
Abstract
The invention discloses a layout structure of a driving chip. Transistors of the layout structure are arranged in a curved-grid manner; namely, grid electrodes of the transistors extend in a slower bending manner at 135 DEG; namely, connected grid electrodes extend in parallel after being bent at 135 DEG for two times; and source electrode region contacts and drain electrode region contacts in diagonal distribution are respectively formed at two sides of the grid electrodes at intervals. When the layout structure in the arrangement is adopted, the widths of the grid electrodes are increased, the arrangement of grid bars is closer, and the area of a chip is reduced; and meanwhile, as contact holes of a source electrode region and a drain electrode region are arranged in a diagonal manner, the current limiting function of a source/drain electrode is increased, and the stability of an electronic device under extreme conditions is improved.
Description
Technical field
The present invention relates to technical field of integrated circuits, relate in particular to the bigger chip layout structure of a kind of driving power.
Background technology
Along with people are more and more higher to the requirement of chip, in the application process of chip, people wish chip, and not only function is correct, and good performance is arranged, and is also more and more higher to the area of chip requirement, so also can improve the requirement of domain.Generally speaking the structure of the driving domain of chip as shown in Figure 1, this polycrystalline gate transistor contacts (Source contact) by a series of source electrodes and contact interdigital composition of drain-source that (Drain contact) mutual cross arrangement forms with drain electrode.Arranging of even now is very simple, but transistorized structure is compact inadequately, and the area of chip of therefore occupying usefulness is bigger, and then has increased production cost.Especially for powerful chip, because the operating voltage of chip is constant substantially, therefore the electric current by chip is bigger, makes the chip heating easily, and then influences the performance of chip.
Summary of the invention
The objective of the invention is to propose a kind of domain structure of chip for driving, it adopts the transistorized domain arrangement mode of bent palisade, to reduce area of chip, improves the performance and the function of chip, and then improves the stability of device under maximum conditions.
For achieving the above object, the present invention proposes following technical scheme: the transistor of this domain structure adopts the arrangement mode of bent palisade, be that transistorized grid is to adopt the bend mode of mild wide-angle to extend, the respectively alternate formation source area contact in the both sides of grid contacts with the drain region.
Described transistorized grid adopts the bend mode of 135 degree;
The grid that described transistor joins carries out extending in parallel after the twice 135 degree bendings;
Described source area contact contacts to be with the drain region horn shape is distributed;
Distributed back of the body grid contact hole is easily implanted so that the transistor on the chip is expanded in the both sides of described domain structure.
Compare with background technology, the domain structure of disclosed chip for driving, owing to be the transistor arrangement that adopts bent palisade to arrange, be that transistorized grid adopts the bend mode of 135 comparatively mild degree to extend, increased the width of grid, make that arranging of gate bar is more tight, it has reduced half chip area than domain structure in the background technology, has reduced production cost.Simultaneously, place, increased source/leakage metering function, improved the stability of electronic device under maximum conditions because source area contact hole and drain region contact hole are the diagonal angle.
Description of drawings
Fig. 1 is the schematic diagram of the domain structure of existing chip for driving;
Fig. 2 is the schematic diagram of the domain structure of chip for driving of the present invention;
Fig. 3 implants the schematic diagram of the domain structure behind the back of the body grid contact hole for chip for driving of the present invention;
Embodiment
As shown in Figure 2, a kind of preferred forms for the chip structure of high-power driving of the present invention, its transistor is the arrangement mode that adopts bent palisade, the grid (poly) that is polysilicon is not the curved arrangement that adopts 90 degree among Fig. 1, but adopt the bend mode (adopting the crooked modes of 135 degree be the bend mode of optimum) of the symmetries of 135 comparatively mild degree, the grid that promptly joins be through twice 135 the degree bending after extend in parallel, form distribution form as shown in Figure 2, form source area contact (Source contact) in the alternate both sides of bending area respectively and contact (Drain contact) with the drain region, and source area contacts to contact to be with the drain region horn shape is arranged.The bent grid that such bending is arranged have increased the width of grid, make transistorized source electrode utmost point contact contact with the drain electrode utmost point, and the arrangement of gate bar is tightr, thereby reduced area of chip (this mode arrange domain can reduce general area of chip) than domain in the background technology, simultaneously, because what the bending of grid was adopted is 135 comparatively mild degree bendings, therefore also is not easy to take place local avalanche breakdown.
In addition, because being the diagonal angle, source area contact and drain region contact hole place, therefore the area of the oxide layer between source area contact and the drain region contact increases, that is the resistance that is equivalent between source electrode and the drain electrode increases, further like this increase source/leakage metering function, thereby improved the stability of electronic device under maximum conditions, for example carried out ESD (Electrostatic Discharge, static discharge) situation that may run in the test has improved the overall performance of electronic device.
Further, show as Fig. 3, when not sacrificing more chip area, the chip of this domain structure according to actual needs, the transistorized expansion of same arrangement mode is carried out in the both sides that are readily embodied in chip, promptly implant large-scale distributed back of the body grid contact hole network, make this device be applicable to the situation of frequent generation transient error in the both sides of chip.
Technology contents of the present invention and technical characterictic have disclosed as above; yet those of ordinary skill in the art still may be based on teaching of the present invention and announcements and are done all replacement and modifications that does not deviate from spirit of the present invention; therefore; protection range of the present invention should be not limited to the content that embodiment discloses; and should comprise various do not deviate from replacement of the present invention and modifications, and contained by the present patent application claim.
Claims (5)
1. the domain structure of a chip for driving, it is characterized in that: the transistor of this domain structure adopts the arrangement mode of bent palisade, be that transistorized grid is to adopt the bend mode of mild wide-angle to extend, the respectively alternate formation source area contact in the both sides of grid contacts with the drain region.
2. the domain structure of a chip for driving as claimed in claim 1 is characterized in that: the bend mode of described transistorized grid employing 135 degree.
3. the domain structure of a chip for driving as claimed in claim 2 is characterized in that: the grid that described transistor joins carries out extending in parallel after the twice 135 degree bendings.
4. the domain structure of a chip for driving as claimed in claim 1 is characterized in that: described source area contact contacts to be with the drain region horn shape is distributed.
5. the domain structure of a chip for driving as claimed in claim 1 is characterized in that: the distributed back of the body grid contact hole of the easy implantation in the both sides of described domain structure.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010106127987A CN102142439A (en) | 2010-12-30 | 2010-12-30 | Layout structure of driving chip |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2010106127987A CN102142439A (en) | 2010-12-30 | 2010-12-30 | Layout structure of driving chip |
Publications (1)
Publication Number | Publication Date |
---|---|
CN102142439A true CN102142439A (en) | 2011-08-03 |
Family
ID=44409834
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2010106127987A Pending CN102142439A (en) | 2010-12-30 | 2010-12-30 | Layout structure of driving chip |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102142439A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111785683A (en) * | 2020-07-17 | 2020-10-16 | 上海华虹宏力半导体制造有限公司 | Semiconductor device forming method and layout structure |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4152714A (en) * | 1978-01-16 | 1979-05-01 | Honeywell Inc. | Semiconductor apparatus |
US5852315A (en) * | 1995-04-06 | 1998-12-22 | Ind Tech Res Inst | N-sided polygonal cell layout for multiple cell transistor |
CN101599505A (en) * | 2008-06-03 | 2009-12-09 | 致新科技股份有限公司 | Distribution mode of power transistor with high density and efficiency |
CN101727526A (en) * | 2009-12-23 | 2010-06-09 | 北京中星微电子有限公司 | Method and device for designing MOS tube layout and chip |
CN202058739U (en) * | 2010-12-30 | 2011-11-30 | 苏州华芯微电子股份有限公司 | Chip-driven layout structure |
-
2010
- 2010-12-30 CN CN2010106127987A patent/CN102142439A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4152714A (en) * | 1978-01-16 | 1979-05-01 | Honeywell Inc. | Semiconductor apparatus |
US5852315A (en) * | 1995-04-06 | 1998-12-22 | Ind Tech Res Inst | N-sided polygonal cell layout for multiple cell transistor |
CN101599505A (en) * | 2008-06-03 | 2009-12-09 | 致新科技股份有限公司 | Distribution mode of power transistor with high density and efficiency |
CN101727526A (en) * | 2009-12-23 | 2010-06-09 | 北京中星微电子有限公司 | Method and device for designing MOS tube layout and chip |
CN202058739U (en) * | 2010-12-30 | 2011-11-30 | 苏州华芯微电子股份有限公司 | Chip-driven layout structure |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111785683A (en) * | 2020-07-17 | 2020-10-16 | 上海华虹宏力半导体制造有限公司 | Semiconductor device forming method and layout structure |
CN111785683B (en) * | 2020-07-17 | 2024-05-03 | 上海华虹宏力半导体制造有限公司 | Semiconductor device forming method and layout structure |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7768064B2 (en) | Structure and method for improving shielded gate field effect transistors | |
US8063443B2 (en) | Hybrid-mode LDMOS | |
CN101933147B (en) | Power transistor with protected channel and manufacture method thereof | |
TW200631168A (en) | Semiconductor memory having charge trapping memory cells and fabrication method thereof | |
TW200418253A (en) | Negative charge pump with BULK biasing | |
CN102420423B (en) | Circuit with ESD protection for a switching regulator | |
CN202058739U (en) | Chip-driven layout structure | |
CN106653752A (en) | Semiconductor device | |
CN101924131B (en) | Transverse-diffusion MOS (Metal Oxide Semiconductor) device and manufacturing method thereof | |
CN102254912A (en) | Controlled silicon device under auxiliary trigger of embedded P-type MOS (Metal Oxide Semiconductor) transistor | |
CN101276788A (en) | Method for improving electrostatic discharge protection performance of silicon circuit in insulators | |
CN108321156B (en) | Electrostatic protection method of semiconductor device and semiconductor device | |
CN102339850A (en) | Octagonal latticed metal-oxide-semiconductor field-effect transistor (MOSFET) power tube layout structure | |
CN102142439A (en) | Layout structure of driving chip | |
CN1424770A (en) | Transverse buffer P-type MOS transistors | |
CN102611093A (en) | Static discharging circuit | |
CN201994299U (en) | Electrostatic protection structure | |
US6727547B1 (en) | Method and device for improving hot carrier reliability of an LDMOS transistor using drain ring over-drive bias | |
US7649229B2 (en) | ESD protection device | |
JP2011018775A (en) | Electrostatic protective circuit and semiconductor circuit | |
CN102386227A (en) | Both-way surface field subdued drain electrode isolation double diffused drain metal-oxide -semiconductor field effect transistor (DDDMOS) transistor and method | |
JP5482630B2 (en) | Gate drive circuit | |
CN104638622A (en) | Electrostatic discharge protection circuit | |
JP5739914B2 (en) | Power switch with active snubber | |
JP2011054983A (en) | Semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110803 |