CN102136475A - Semiconductor encapsulation structure and manufacturing method thereof - Google Patents
Semiconductor encapsulation structure and manufacturing method thereof Download PDFInfo
- Publication number
- CN102136475A CN102136475A CN2010101189718A CN201010118971A CN102136475A CN 102136475 A CN102136475 A CN 102136475A CN 2010101189718 A CN2010101189718 A CN 2010101189718A CN 201010118971 A CN201010118971 A CN 201010118971A CN 102136475 A CN102136475 A CN 102136475A
- Authority
- CN
- China
- Prior art keywords
- base material
- layer
- metal
- electric capacity
- bottom electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
The invention relates to a semiconductor encapsulation structure and a manufacturing method thereof. The semiconductor encapsulation structure comprises a base material, a first capacitor, a first protective layer, a first metal layer and a second protective layer, wherein the base material is provided with at least one perforated pilot hole structure; the first capacitor is positioned on the first surface of the base material; the first capacitor is wrapped by the first protective layer; the first metal layer is positioned on the first protective layer and comprises a first inductor; and the first inductor is wrapped by the second protective layer. Therefore, the first inductor, the first capacitor and the perforated pilot hole structure can be integrated into the semiconductor encapsulation structure to reduce the sizes of products.
Description
Technical field
The present invention is about a kind of semiconductor package and manufacture method thereof, in detail, and about a kind of semiconductor package and manufacture method thereof of integrating passive component.
Background technology
With reference to figure 1, show the generalized section of known semiconductor encapsulating structure.This known semiconductor encapsulating structure 1 comprises a substrate 11, an encapsulation unit 12 and an adhesive body 13.This encapsulation unit 12 comprises several passive component (not shown).This encapsulation unit 12 is positioned on this substrate 11, and is electrically connected to this substrate 11.This adhesive body 13 coats this encapsulation unit 12.
The shortcoming of this known semiconductor encapsulating structure 1 is as follows.These passive components earlier via the semiconductor process integration in this encapsulation unit 12, then, this encapsulation unit 12 is again in the routing mode, or cover the crystal type (not shown), be electrically connected to this substrate 11, cause technology that these passive components are integrated in this semiconductor package 1 complicated, and raise the cost.
Therefore, be necessary to provide a kind of semiconductor package and manufacture method thereof, to address the above problem.
Summary of the invention
The invention provides a kind of manufacture method of semiconductor package, it may further comprise the steps: a base material (a) is provided, and this base material comprises at least one groove and at least one conductive hole structure, and this conductive hole structure is positioned at this groove; (b) form one first electric capacity on this base material, this first electric capacity comprises one first bottom electrode, one first dielectric layer and one first top electrode, this first bottom electrode is positioned on this base material, and this first dielectric layer is positioned on this first bottom electrode, and this first top electrode is positioned on this first dielectric layer; (c) form one first protective layer, to coat this first electric capacity, this first protective layer comprises several first openings, and these first openings appear this conductive hole structure, this first bottom electrode of part and this first top electrode of part; (d) form a first metal layer on this first protective layer, this first metal layer comprises one first inductance, and this first metal layer directly contacts this conductive hole structure, this first bottom electrode and this first top electrode; Reach and (e) form one second protective layer, to coat this first inductance.
By this, can simplify the technology of this first inductance and this first electric capacity.
The present invention provides a kind of semiconductor package in addition, and it comprises a base material, one first electric capacity, one first protective layer, a first metal layer and one second protective layer.This base material has a first surface, a second surface, at least one groove and at least one perforating holes structure, and this groove runs through this first surface and this second surface, and this perforating holes structure is positioned at this groove, and is revealed in the first surface and the second surface of this base material.This first electric capacity is positioned at the first surface of this base material, and comprise one first bottom electrode, one first dielectric layer and one first top electrode, this first bottom electrode is positioned at the first surface of this base material, and this first dielectric layer is positioned on this first bottom electrode, and this first top electrode is positioned on this first dielectric layer.This first protective layer coats this first electric capacity, and this first protective layer comprises several first openings, and these first openings appear this perforating holes structure, this first bottom electrode of part and this first top electrode of part.This first metal layer is positioned on this first protective layer, and comprises that one first inductance, this first metal layer directly contact this perforating holes structure, this first bottom electrode and this first top electrode.This second protective layer coats this first inductance.
By this, this first inductance, this first electric capacity and this perforating holes structure can be integrated in this semiconductor package in the lump, with the reduction product size.
Description of drawings
Fig. 1 shows the generalized section of known semiconductor encapsulating structure;
Fig. 2 to Figure 21 shows the schematic diagram of first embodiment of the manufacture method of semiconductor package of the present invention;
Figure 22 shows the generalized section of second embodiment of semiconductor package of the present invention;
Figure 23 shows the generalized section of the 3rd embodiment of semiconductor package of the present invention;
Figure 24 to Figure 31 shows the schematic diagram of second embodiment of the manufacture method of semiconductor package of the present invention; And
Figure 32 to Figure 34 shows the schematic diagram of the 3rd embodiment of the manufacture method of semiconductor package of the present invention.
Embodiment
Referring to figs. 2 to Figure 21, the schematic diagram of first embodiment of the manufacture method of demonstration semiconductor package of the present invention.With reference to figure 2, provide a base material 21.In the present embodiment, this base material 21 comprises a first surface 211, a lower surface 212, at least one groove 213 and at least one conductive hole structure 217.This groove 213 is opened on the first surface 211 of this base material 21.This conductive hole structure 217 is positioned at this groove 213, and is revealed in the first surface 211 of this base material 21.
In the present embodiment, the material of this base material 21 is a non-insulating material, for example silicon or silica.This conductive hole structure 217 comprises an external insulation layer 2141, a conductor 2142 and an inner insulating layer 2143.This external insulation layer 2141 is positioned at the sidewall of this groove 213, defines one second central channel 2144, and this conductor 2142 is positioned at the sidewall of this second central channel 2144, defines one first central channel 2145, and this inner insulating layer 2143 fills up this first central channel 2145.Because the material of this base material 21 is a non-insulating material, so this external insulation layer 2141 is avoided branching to this base material 21 by the electric current of this conductive hole structure 217, and reduced the electrical effect of this conductive hole structure 217 in order to isolated this base material 21 and this conductor 2142.
Yet, in other is used, as shown in Figure 3, this conductive hole structure 217 can only comprise an external insulation layer 2141 and a conductor 2142, and do not comprise this inner insulating layer 2143 (Fig. 2), this external insulation layer 2141 is positioned at the sidewall of this groove 213, defines one second central channel 2144, and this conductor 2142 fills up this second central channel 2144.Moreover the material of this base material 21 can be insulating material, glass for example, and then this conductive hole structure 217 can not comprise this external insulation layer 2141 (Fig. 2).Therefore, as shown in Figure 4, this conductive hole structure 217 can only comprise a conductor 2142 and an inner insulating layer 2143, and this conductor 2142 is positioned at the sidewall and the bottom of this groove 213, define one first central channel 2145, this inner insulating layer 2143 fills up this first central channel 2145.Perhaps, as shown in Figure 5, this conductive hole structure 217 only comprises a conductor 2142, and this conductor 2142 fills up this groove 213.With reference to figure 6, form one first insulating bottom layer 22 on this base material 21.In the present embodiment, this first insulating bottom layer 22 is positioned at the first surface 211 of this base material 21, and has one first perforation 221, and this first perforation 221 appears this conductive hole structure 217.Yet, in other is used, can not form this first insulating bottom layer 22.
Then, form one first electric capacity 23 (Figure 10) on this base material 21, this first electric capacity 23 comprises one first bottom electrode 231, one first dielectric layer 232 and one first top electrode 233, this first bottom electrode 231 is positioned on this base material 21, this first dielectric layer 232 is positioned on this first bottom electrode 231, and this first top electrode 233 is positioned on this first dielectric layer 232.In the present embodiment, this first electric capacity 23 is positioned on this first insulating bottom layer 22.In the present embodiment, it is as described below to form the step of this first electric capacity 23.With reference to figure 7, at first, form (for example sputter) one second metal level 234 on this base material 21.The material of this second metal level 234 is aluminum bronze (AlCu).Then, form (for example sputter) one the 3rd metal level on this second metal level 234, and the 3rd metal level is carried out anodic oxidation, to form one first oxide layer 235.The material of the 3rd metal level is that (Tantalum, Ta), the material of this first oxide layer 235 is tantalum pentoxide (Tantalum Pentoxide, Ta to tantalum
2O
5).Then, form (for example sputter) one the 4th metal level 236 on this first oxide layer 235.The material of the 4th metal level 236 is aluminum bronze (AlCu).At last, form one first photoresistance 237 on the 4th metal level 236.With reference to figure 8, remove this first oxide layer 235 (Fig. 7) of part and part the 4th metal level 236 (Fig. 7), forming this first dielectric layer 232 and this first top electrode 233 respectively, and remove this first photoresistance 237 (Fig. 7).With reference to figure 9, form one second photoresistance 238 on this second metal level 234, and coat this first dielectric layer 232 and this first top electrode 233.With reference to Figure 10, remove this second metal level 234 (Fig. 9) of part, forming this first bottom electrode 231, and remove this second photoresistance 238 (Fig. 9), form this first electric capacity 23 simultaneously.With reference to Figure 11, form one first protective layer 24, to coat this first electric capacity 23.This first protective layer 24 comprises several first openings 241, and these first openings 241 appear this conductive hole structure 217, this first bottom electrode 231 of part and this first top electrode 233 of part.
Then, form a first metal layer 25 (Figure 14) on this first protective layer 24.This first metal layer 25 comprises one first inductance 251, and preferably, this first metal layer 25 fills up these first openings 241,255, one second interior connection of metal connects metal 257 in metal 256 and one the 3rd to form to connect in one first.This first interior metal 255 that connects directly contacts this conductive hole structure 217, and this second interior connection metal 256 directly contacts these first bottom electrode, 231, the three interior connection metals 257 and directly contacts this first top electrode 233.In the present embodiment, it is as described below to form the step of this first metal layer 25.With reference to Figure 12, form one first crystal seed layer 252 on this first protective layer 24.With reference to Figure 13, form one the 3rd photoresistance 253 on this first crystal seed layer 252, with this first crystal seed layer 252 of cover part, and appear this first crystal seed layer 252 of part, and form one first electrodeposited coating 254 on quilt this first crystal seed layer 252 of part that appears.With reference to Figure 14, this first crystal seed layer 252 of part that removes the 3rd photoresistance 253 (Figure 13) and be capped, this first electrodeposited coating 254 and part this this first crystal seed layer 252 form this first metal layer 25.With reference to Figure 15, form one second protective layer 26, to coat this first inductance 251.This second protective layer 26 comprises at least one second opening 261, and this second opening 261 appears this first metal layer 25 of part.
Then, form at least one first projection 27 (Figure 18) in second opening 261 of this second protective layer 26.In the present embodiment, it is as described below to form the step of this first projection 27.With reference to Figure 16, form one second crystal seed layer 271 on this second protective layer 26.With reference to Figure 17, form one the 4th photoresistance 272 earlier on this second crystal seed layer 271, with this second crystal seed layer 271 of cover part, and appear this second crystal seed layer 271 of part, form one second electrodeposited coating 273 again on quilt this second crystal seed layer 271 of part that appears.With reference to Figure 18, this second crystal seed layer 271 of part that removes the 4th photoresistance 272 (Figure 17) and be capped is to form this first projection 27.
With reference to Figure 19, this base material 21 is set on a carrier 28, wherein the first surface 211 of this base material 21 is in the face of this carrier 28, and remove this base material 21 of part from the lower surface 212 (Figure 18) of this base material 21, to form a second surface 215, and the conductor 2142 that appears this conductive hole structure 217 (Figure 18) is in this second surface 215, to form a perforating holes structure 214.Yet, in other is used, can remove this base material 21 of more parts again, make the inner insulating layer 2143 of this conductive hole structure 217 (Figure 18) also be revealed in this second surface 215, be revealed in this second surface 215 to guarantee this conductor 2142.
With reference to Figure 20, form the second surface 215 of at least one electrical assembly in this base material 21.In the present embodiment, this electrical assembly is one second projection 31, and the manufacture method of this second projection 31 is with the manufacture method of this first projection 27, so repeat no more.With reference to Figure 21, remove this carrier 28 (Figure 20), form first embodiment of semiconductor package 2 of the present invention.Yet this electrical assembly can be one second inductance 32 and one second electric capacity 33, as shown in figure 22.The manufacture method of this second inductance 32 and this second electric capacity 33, manufacture method with this first inductance 251 and this first electric capacity 23, that is the technology that the technology of being carried out in the second surface 215 of this base material 21 can be carried out with the first surface 211 in this base material 21 is identical, so repeat no more.
By this, can simplify the technology of this first inductance 251 and this first electric capacity 23, and this first inductance 251, this first electric capacity 23 and this perforating holes structure 214 can be integrated in this semiconductor package 2 in the lump, with the reduction product size.
With reference to Figure 21, show the generalized section of first embodiment of semiconductor package of the present invention again.This semiconductor package 2 comprises a base material 21, one first insulating bottom layer 22, one second insulating bottom layer 34, one first electric capacity 23, one first protective layer 24, a first metal layer 25, one second protective layer 26, at least one first projection 27 and at least one electrical assembly.
This base material 21 has a first surface 211, a second surface 215, at least one groove 213 and at least one perforating holes structure 214.This groove 213 runs through this first surface 211 and this second surface 215, and this perforating holes structure 214 is positioned at this groove 213, and is revealed in this first surface 211 and this second surface 215.
In the present embodiment, the material of this base material 21 is a non-insulating material, for example silicon or silica.This perforating holes structure 214 comprises an external insulation layer 2141, a conductor 2142 and an inner insulating layer 2143, this external insulation layer 2141 is positioned at the sidewall of this groove 213, define one second central channel 2144, this conductor 2142 is positioned at the sidewall of this second central channel 2144, define one first central channel 2145, this inner insulating layer 2143 fills up this first central channel 2145.Because the material of this base material 21 is a non-insulating material, so this external insulation layer 2141 is avoided branching to this base material 21 by the electric current of this perforating holes structure 214, and reduced the electrical effect of this perforating holes structure 214 in order to isolated this base material 21 and this conductor 2142.
Yet, in other is used, this perforating holes structure 214 can only comprise an external insulation layer 2141 and a conductor 2142, and do not comprise this inner insulating layer 2143, this external insulation layer 2141 is positioned at the sidewall of this groove 213, define one second central channel 2144, this conductor 2142 fills up this second central channel 2144.Moreover, the material of this base material 21 can be insulating material, glass for example, and then this perforating holes structure 214 can not comprise this external insulation layer 2141, therefore, this perforating holes structure 214 can only comprise a conductor 2142 and an inner insulating layer 2143, and this conductor 2142 is positioned at the sidewall of this groove 213, defines one first central channel 2145, this inner insulating layer 2143 fills up this first central channel 2145, perhaps, this perforating holes structure 214 only comprises a conductor 2142, and this conductor 2142 fills up this groove 213.
This first insulating bottom layer 22 is positioned at the first surface 211 of this base material 21, and has one first perforation 221, and this first perforation 221 appears this perforating holes structure 214.This second insulating bottom layer 34 is positioned at the second surface 215 of this base material 21, and has one second perforation 341, and this second perforation 341 appears this perforating holes structure 214.This first electric capacity 23 is positioned on this first insulating bottom layer 22, and comprise one first bottom electrode 231, one first dielectric layer 232 and one first top electrode 233, this first bottom electrode 231 is positioned on this first insulating bottom layer, this first dielectric layer 232 is positioned on this first bottom electrode 231, and this first top electrode 233 is positioned on this first dielectric layer 232.In the present embodiment, the material of this first bottom electrode 231 and this first top electrode 233 is aluminum bronze (AlCu), and the material of this first dielectric layer 232 is tantalum pentoxide (Tantalum Pentoxide, Ta
2O
5).
This first protective layer 24 coats this first electric capacity 23.In the present embodiment, this first protective layer 24 comprises several first openings 241, and these first openings 241 appear this perforating holes structure 214, this first bottom electrode 231 of part and this first top electrode 233 of part.This first metal layer 25 is positioned on first protective layer 24; and comprise one first inductance 251; preferably, be positioned at this first metal layer 25 formation one first connection metal 255 of part, one second connection metal 256 and one the 3rd connection metal 257 of these first openings 241.This first interior metal 255 that connects directly contacts this perforating holes structure 214, and this second interior connection metal 256 directly contacts these first bottom electrode, 231, the three interior connection metals 257 and directly contacts this first top electrode 233.This second protective layer 26 coats this first inductance 251.In the present embodiment, this second protective layer 26 comprises at least one second opening 261, and this second opening 261 appears this first metal layer 25 of part.This first projection 27 is positioned at second opening 261 of this second protective layer 26.This electrical assembly is positioned at the second surface 215 of this base material 21.This electrical assembly is one second projection 31.
By this, this first inductance 251, this first electric capacity 23 and this perforating holes structure 214 can be integrated in this semiconductor package 2 in the lump, with the reduction product size.
With reference to Figure 22, show the generalized section of second embodiment of semiconductor package of the present invention.The semiconductor package 2 (Figure 21) of the semiconductor package 3 of present embodiment and first embodiment is roughly the same, and wherein identical assembly is given identical numbering.Present embodiment and first embodiment different be in, in the present embodiment, the second surface 215 of this semiconductor package 3 comprises several electrical assemblies (for example one second inductance 32, one second electric capacity 33 and one second projection 31).
With reference to Figure 23, show the generalized section of the 3rd embodiment of semiconductor package of the present invention.The semiconductor package 2 (Figure 21) of the semiconductor package 4 of present embodiment and first embodiment is roughly the same, and wherein identical assembly is given identical numbering.Present embodiment and first embodiment different be in, in the present embodiment, this semiconductor package 3 does not comprise this first insulating bottom layer 22 and this second insulating bottom layer 34, preferably, this first electric capacity 23 is positioned at the first surface 211 of this base material 21.
With reference to Figure 24 to Figure 31, the schematic diagram of second embodiment of the manufacture method of demonstration semiconductor package of the present invention.With reference to Figure 24, provide a base material 21.In the present embodiment, this base material 21 has a upper surface 216 and a second surface 215, and this groove 213 is opened on the second surface 215 of this base material 21, and this conductive hole structure 217 is revealed in the second surface 215 of this base material 21.With reference to Figure 25, form one second insulating bottom layer 34 on this base material 21.In the present embodiment, this second insulating bottom layer 34 is positioned at the second surface 215 of this base material 21, and has one second perforation 341, and this second perforation 341 appears this conductive hole structure 217.Then, form the second surface 215 of at least one electrical assembly in this base material 21, preferably, be positioned on this second insulating bottom layer 34, in the present embodiment, this electrical assembly is one second projection 31.With reference to Figure 26, this base material 21 is set on a carrier 28, wherein the second surface 215 of this base material 21 is in the face of this carrier 28, and remove this base material 21 of part from the upper surface 216 (Figure 25) of this base material 21, to form a first surface 211, and appear this conductive hole structure 217 (Figure 25) in this first surface 211, to form a perforating holes structure 217.
With reference to Figure 27, form one first electric capacity 23 on this base material 21, this first electric capacity 23 comprises one first bottom electrode 231, one first dielectric layer 232 and one first top electrode 233, this first bottom electrode 231 is positioned on this base material 21, this first dielectric layer 232 is positioned on this first bottom electrode 231, and this first top electrode 233 is positioned on this first dielectric layer 232.In the present embodiment, this first electric capacity 23 is positioned on this first insulating bottom layer 22.With reference to Figure 28, form one first protective layer 24, to coat this first electric capacity 23.This first protective layer 24 comprises several first openings 241, and these first openings 241 appear this first top electrode 233 of part.With reference to Figure 29, form a first metal layer 25 on this first protective layer 24.One first electrodeposited coating 254 and one first crystal seed layer 252 form this first metal layer 25.This first metal layer 25 comprises one first inductance 251, and preferably, this first metal layer 25 fills up these first openings 241,255, one second interior connection of metal connects metal 257 in metal 256 and one the 3rd to form to connect in one first.This first interior metal 255 that connects directly contacts this perforating holes structure 214, and this second interior connection metal 256 directly contacts these first bottom electrode, 231, the three interior connection metals 257 and directly contacts this first top electrode 233.With reference to Figure 30, form one second protective layer 26, to coat this first inductance 251.This second protective layer 26 comprises at least one second opening 261, and this second opening 261 appears this first metal layer 25 of part.With reference to Figure 31, form at least one first projection 27 in second opening 261 of this second protective layer 26, one second electrodeposited coating 273 and one second crystal seed layer 271 form this first projection 27.Then, remove this carrier 28, form first embodiment of semiconductor package 2 of the present invention.
With reference to Figure 32 to Figure 34, the schematic diagram of the 3rd embodiment of the manufacture method of demonstration semiconductor package of the present invention.The manufacture method (Fig. 2 to Figure 21) of the semiconductor package of the manufacture method of the semiconductor package of present embodiment and first embodiment is roughly the same, and wherein identical assembly is given identical numbering.Present embodiment is different with first embodiment be in, with reference to Figure 32, when a base material 21 is provided, this base material 21 has a first surface 211, a second surface 215, at least one groove 213 and at least one conductive hole structure, this groove 213 runs through this first surface 211 and this second surface 215, this conductive hole structure is positioned at this groove 213, and is revealed in this first surface 211 and this second surface 215, to form a perforating holes structure 214.Then, with reference to Figure 33, prior to first surface 211 formation one first inductance 251 and one first electric capacity 23 of this base material 21.With reference to Figure 34, the second surface 215 in this base material 21 forms at least one electrical assembly again, and forms first embodiment of semiconductor package of the present invention simultaneously.Yet, in other is used, also can form this electrical assembly prior to the second surface 215 of this base material 21, the first surface 211 in this base material 21 forms this first inductance 251 and this first electric capacity 23 again.
Only the foregoing description only is explanation principle of the present invention and effect thereof, but not in order to restriction the present invention.Therefore, practise the foregoing description being made amendment and changing and still do not take off spirit of the present invention in the personage of this technology.Interest field of the present invention should be listed as claims.
Claims (22)
1. the manufacture method of a semiconductor package comprises:
(a) provide a base material, this base material comprises at least one groove and at least one conductive hole structure, and this conductive hole structure is positioned at this groove;
(b) form one first electric capacity on this base material, this first electric capacity comprises one first bottom electrode, one first dielectric layer and one first top electrode, this first bottom electrode is positioned on this base material, and this first dielectric layer is positioned on this first bottom electrode, and this first top electrode is positioned on this first dielectric layer;
(c) form one first protective layer, to coat this first electric capacity, this first protective layer comprises several first openings, and these first openings appear this conductive hole structure, this first bottom electrode of part and this first top electrode of part;
(d) form a first metal layer on this first protective layer, this first metal layer comprises one first inductance, and directly contacts this conductive hole structure, this first bottom electrode and this first top electrode; And
(e) form one second protective layer, to coat this first inductance.
2. method as claimed in claim 1, wherein in this step (a), this base material has a first surface and a second surface, this groove runs through the first surface and the second surface of this base material, and this conductive hole structure is revealed in the first surface and the second surface of this base material, to form a perforating holes structure, in this step (b), this first electric capacity is positioned at the first surface of this base material.
3. method as claimed in claim 1, wherein in this step (a), this base material has a first surface and a lower surface, this groove opening is in the first surface of this base material, and this conductive hole structure is revealed in the first surface of this base material, and in this step (b), this first electric capacity is positioned at the first surface of this base material.
4. method as claimed in claim 3, wherein this step (e) more comprises afterwards:
(f) this base material is set on a carrier, wherein the first surface of this base material is in the face of this carrier;
(g) remove this base material of part from the lower surface of this base material, forming a second surface, and appear this conductive hole structure, to form a perforating holes structure in this second surface;
(h) form at least one electrical assembly in the second surface of this base material; And
(i) remove this carrier.
5. method as claimed in claim 1, wherein in this step (a), this base material has a upper surface and a second surface, and this groove opening is in the second surface of this base material, and this conductive hole structure is revealed in the second surface of this base material.
6. method as claimed in claim 5, wherein this step (a) more comprises afterwards:
(a1) form at least one electrical assembly in the second surface of this base material;
(a2) this base material is set on a carrier, wherein the second surface of this base material is in the face of this carrier; And
(a3) remove this base material of part from the upper surface of this base material, forming a first surface, and appear this conductive hole structure, to form a perforating holes structure in this first surface.
7. method as claimed in claim 6, wherein in this step (b), this first electric capacity is positioned at the first surface of this base material.
8. method as claimed in claim 6, wherein this step (e) comprises that more one removes the step of this carrier afterwards.
9. method as claimed in claim 1, wherein this step (b) comprising:
(b1) form one second metal level on this base material;
(b2) form one the 3rd metal level on this second metal level, and the 3rd metal level is carried out anodic oxidation, to form one first oxide layer;
(b3) form one the 4th metal level on this first oxide layer;
(b4) form one first photoresistance on the 4th metal level;
(b5) remove this first oxide layer of part and part the 4th metal level, to form this first dielectric layer and this first top electrode respectively;
(b6) remove this first photoresistance;
(b7) form one second photoresistance on this second metal level, and coat this first dielectric layer and this first top electrode;
(b8) remove this second metal level of part, to form this first bottom electrode; And
(b9) remove this second photoresistance.
10. method as claimed in claim 1, wherein this step (d) comprising:
(d1) form one first crystal seed layer on this first protective layer;
(d2) form one the 3rd photoresistance on this first crystal seed layer,, and appear this first crystal seed layer of part with this first crystal seed layer of cover part;
(d3) form one first electrodeposited coating on quilt this first crystal seed layer of part that appears; And
(d4) this first crystal seed layer of part that removes the 3rd photoresistance and be capped, this first electrodeposited coating and this first crystal seed layer of part form this first metal layer.
11. a semiconductor package comprises:
One base material has a first surface, a second surface, at least one groove and at least one perforating holes structure, and this groove runs through this first surface and this second surface, and this perforating holes structure is positioned at this groove, and is revealed in the first surface and the second surface of this base material;
One first electric capacity, be positioned at the first surface of this base material, and comprise one first bottom electrode, one first dielectric layer and one first top electrode, this first bottom electrode is positioned at the first surface of this base material, this first dielectric layer is positioned on this first bottom electrode, and this first top electrode is positioned on this first dielectric layer;
One first protective layer coats this first electric capacity, and this first protective layer comprises several first openings, and these first openings appear this perforating holes structure, this first bottom electrode of part and this first top electrode of part;
One the first metal layer is positioned on this first protective layer, and comprises that one first inductance, this first metal layer directly contact this perforating holes structure, this first bottom electrode and this first top electrode; And
One second protective layer coats this first inductance.
12. as the encapsulating structure of claim 11, wherein the material of this base material is glass, silicon or silica.
13. as the encapsulating structure of claim 11, wherein this perforating holes structure comprises a conductor, this conductor fills up this groove.
14. as the encapsulating structure of claim 11, wherein this perforating holes structure comprises a conductor and an inner insulating layer, this conductor is positioned at the sidewall of this groove, defines one first central channel, and this inner insulating layer fills up this first central channel.
15. as the encapsulating structure of claim 11, wherein this perforating holes structure comprises an external insulation layer and a conductor, this external insulation layer is positioned at the sidewall of this groove, defines one second central channel, and this conductor fills up this second central channel.
16. encapsulating structure as claim 11, wherein this perforating holes structure comprises an external insulation layer, a conductor and an inner insulating layer, this external insulation layer is positioned at the sidewall of this groove, define one second central channel, this conductor is positioned at the sidewall of this second central channel, define one first central channel, this inner insulating layer fills up this first central channel.
17. as the encapsulating structure of claim 11, wherein this first bottom electrode directly contacts the first surface of this base material.
18. as the encapsulating structure of claim 11, more comprise one first insulating bottom layer, be positioned at the first surface of this base material, and has one first perforation, this first perforation appears this conductive hole structure, and this first electric capacity is positioned on this first insulating bottom layer, and this first bottom electrode is positioned on this first insulating bottom layer.
19. encapsulating structure as claim 11, wherein this first metal layer comprises that more connection metal in one first, one second interior the connection connect metal in metal and one the 3rd, this first interior metal that connects directly contacts this perforating holes structure, this second interior metal that connects directly contacts this first bottom electrode, and the 3rd interior metal that connects directly contacts this first top electrode.
20. as the encapsulating structure of claim 11, wherein this second protective layer comprises at least one second opening, this second opening appears this first metal layer of part.
21. as the encapsulating structure of claim 20, more comprise at least one first projection, be positioned at second opening of this second protective layer.
22., more comprise at least one electrical assembly as the encapsulating structure of claim 11, be positioned at the second surface of this base material, wherein this electrical assembly is one second inductance, one second electric capacity or one second projection.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101189718A CN102136475B (en) | 2010-01-27 | 2010-01-27 | Semiconductor encapsulation structure and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2010101189718A CN102136475B (en) | 2010-01-27 | 2010-01-27 | Semiconductor encapsulation structure and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102136475A true CN102136475A (en) | 2011-07-27 |
| CN102136475B CN102136475B (en) | 2013-11-20 |
Family
ID=44296207
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2010101189718A Active CN102136475B (en) | 2010-01-27 | 2010-01-27 | Semiconductor encapsulation structure and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102136475B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110364318A (en) * | 2018-03-26 | 2019-10-22 | 国巨电子（中国）有限公司 | The manufacturing method of high fdrequency resistor and high fdrequency resistor |
| CN113161350A (en) * | 2020-01-22 | 2021-07-23 | 深圳市汇芯通信技术有限公司 | Integrated chip, manufacturing method thereof and integrated circuit |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040238941A1 (en) * | 2001-07-12 | 2004-12-02 | Toshiya Satoh | Semiconductor connection substrate |
| US20060060852A1 (en) * | 1991-09-25 | 2006-03-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
| CN101000898A (en) * | 2006-01-11 | 2007-07-18 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and manufacturing method thereof |
-
2010
- 2010-01-27 CN CN2010101189718A patent/CN102136475B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20060060852A1 (en) * | 1991-09-25 | 2006-03-23 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device and method for forming the same |
| US20040238941A1 (en) * | 2001-07-12 | 2004-12-02 | Toshiya Satoh | Semiconductor connection substrate |
| CN101000898A (en) * | 2006-01-11 | 2007-07-18 | 日月光半导体制造股份有限公司 | Semiconductor packaging structure and manufacturing method thereof |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110364318A (en) * | 2018-03-26 | 2019-10-22 | 国巨电子（中国）有限公司 | The manufacturing method of high fdrequency resistor and high fdrequency resistor |
| CN110364318B (en) * | 2018-03-26 | 2021-08-17 | 国巨电子（中国）有限公司 | High-frequency resistor and method for manufacturing high-frequency resistor |
| CN113161350A (en) * | 2020-01-22 | 2021-07-23 | 深圳市汇芯通信技术有限公司 | Integrated chip, manufacturing method thereof and integrated circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102136475B (en) | 2013-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102136430B (en) | Semiconductor encapsulating structure and manufacturing method thereof | |
| US8274133B2 (en) | Semiconductor package and method for making the same | |
| US8778769B2 (en) | Semiconductor package having passive device and method for making the same | |
| TWI522026B (en) | Substrate having electronic component embedded therein and method of manufacturing the same | |
| EP3140839B1 (en) | Embedded package substrate capacitor with configurable/controllable equivalent series resistance | |
| CN104425397B (en) | Wafer level packaging method and packaging structure | |
| CN106233459A (en) | Semiconductor device | |
| US20160087030A1 (en) | Capacitor cell and method for manufacturing same | |
| CN102379038A (en) | Electronic device mounting structure and electronic device mounting method | |
| US20130102122A1 (en) | Semiconductor package and method for making the same | |
| CN102543729B (en) | Forming method of capacitor and capacitor structure thereof | |
| CN103988273B (en) | The manufacture method of capacity cell manufacture fixture and capacity cell | |
| CN102136475B (en) | Semiconductor encapsulation structure and manufacturing method thereof | |
| CN103151328B (en) | Semiconductor package assembly and a manufacturing method thereof | |
| CN102136476B (en) | Semiconductor packaging structure and manufacture method thereof | |
| US20040075127A1 (en) | Thin-film capacitor device, mounting module for the same, and method for fabricating the same | |
| US20080128854A1 (en) | Embedded array capacitor with top and bottom exterior surface metallization | |
| CN107240554A (en) | A kind of integrated passive devices and its method for packing | |
| CN102496616B (en) | There is semiconductor element and the manufacture method thereof of integrated passive element | |
| CN109427484A (en) | Capacitor assembly | |
| CN102044521B (en) | Semiconductor component with through guide hole, manufacturing method of semiconductor component and packaging structure of semiconductor component with through guide hole | |
| CN107622950A (en) | Package substrate and its manufacture method | |
| US9633850B2 (en) | Masking methods for ALD processes for electrode-based devices | |
| CN102376674B (en) | Packaging structure with embedded semi-conductor element | |
| CN106952895B (en) | A kind of manufacturing method of MIM capacitor structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |