CN102129880B - The three-dimensional chip sharing input package is chosen - Google Patents
The three-dimensional chip sharing input package is chosen Download PDFInfo
- Publication number
- CN102129880B CN102129880B CN201010004012.3A CN201010004012A CN102129880B CN 102129880 B CN102129880 B CN 102129880B CN 201010004012 A CN201010004012 A CN 201010004012A CN 102129880 B CN102129880 B CN 102129880B
- Authority
- CN
- China
- Prior art keywords
- chip
- identification code
- integrated circuit
- input
- code
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
Abstract
Multi-chip package described herein has a chip, and it has the access identification code sharing input and uniqueness.First identification code of one uniqueness is assigned with and is stored in the chip in a collection of chip.Settle a core assembly sheet on a multi-chip package.Apply a series of scanning recognition code and share input to distribute available access identification code in this.In each chip, relatively share this scanning recognition code of input and be stored in the first identification code of this uniqueness in this chip, and when detecting coupling, this chip a period of time of circuit activation in this chip is to write an access identification code in nonvolatile memory, wherein, one of described chip is enabled in the time.In addition, this is used to share input to write an available accessibility identification code in this this nonvolatile memory be enabled in chip of this core assembly sheet.First identification code of this uniqueness can be stored when wafer class test procedure.
Description
Technical field
The invention relates to the multi-chip structure dress and encapsulation that have and share input, the such as encapsulation of three dimensional integrated circuits chip, and the integrated circuit so used.
Background technology
Three-dimensional (3D) encapsulation technology is integrated in by multiple integrated circuit in a single encapsulation or other packaging housing to be developed.For example, multiplexed memory chip can by overlapped to improve the density of storer in printed circuit board (PCB) unit area.Usually, also to share the mode of identical control/address and/or data signal overlapped for memory chip.Therefore, the meeting how to access in overlapped chip in the time has problems, such as need to read or write data to the chip stored in array instead of other time.This problem can be solved by process individual chip special before packaging, but may be very expensive and complicated.For example, anyone can implement a technique when wafer manufactures by the identification code of a uniqueness on each chip marking in wafer, use unique photoengraving pattern on each chip, such as, on a metal level wherein, in the chip stacked in each three-dimensional with configuration one demoder on a specific level.Each chip must be followed the trail of according to this demoder configuration afterwards.This mode adds the complicacy in the expense of photo-etching mark and practical application.
No. 7327592nd, United States Patent (USP), title is " automatic Identification repeatedly stacks chip semiconductor assembly ", is invented by Silverstri, is incorporated by reference data at this.According to the invention of Silverstri, the individual chip during this chip stacks be use chip chamber microballoon and utilize by so-called " external control connections " arrangement come identification.Special demoder is connected to these microballoons and chooses the individual chip in stacking to this chip to provide unique.Any position in stacking one so can be allowed in a given wafer to use any chip.But it needs region relatively large on each chip, consumes this packaging technology of join domain limited on chip and complexity.
Therefore need to provide a kind of integrated circuit (IC) design and technique so that each chip on wafer can be distinguished in wafer manufacturing process, and can with any subsequent application in not cognizable multi-chip package, and can allow to distinguish other chip in operation after packaging simultaneously.
Summary of the invention
Integrated circuit (IC) apparatus described in the invention is contained in the core assembly sheet in the multi-chip package being such as the three-dimensional integration packaging of a use, its with share input line and couple.This core assembly sheet has an operator scheme and relies on the chip chosen in this group, such as, in a three-dimensional storage device, choose other chip.Each chip in this group comprises one first unique identification code (" scanning recognition code ") that a nonvolatile memory is applicable to store in a collection of chip, and stores one second unique identification code (" access identification code ") in this core assembly sheet of multi-chip package.Logical circuit in this chip respond this one first order of sharing Input Online with the input scanning recognition code this being shared Input Online be stored in one in this nonvolatile memory and be assigned with the first identification code and compare, and respond a coupling, with activation write one second identification code to this nonvolatile memory.In addition, also comprise logical circuit in this chip and respond this one second order of sharing Input Online, this is shared this second identification code be assigned with that Input Online receives in this time and write in this nonvolatile memory.Logical circuit in this chip according to the second identification code that in this nonvolatile memory, this is assigned with to respond the order that this shares Input Online.
In addition, also describe the chip of a technology wherein in this core assembly sheet according to one embodiment of the invention to comprise case and be placed in multi-chip package from a collection of chip comprising a wafer, and each this chip comprise logical circuit can from this wafer cutting before, such as in the wafer sort stage of technique, write this first identification code in this nonvolatile memory.
Also describe the method for a kind of manufacture one multi-chip package according to one embodiment of the invention, wherein this multi-chip package comprises chip and has and share input and distinguish the access identification code of chip described in this encapsulation.The method comprises the first unique identification code of storage in the chip of a collection of chip.Afterwards, settle a core assembly sheet in this batch of chip on a multi-chip package, this core assembly sheet has and multiplely shares input wherein.Afterwards, choose in one group of access identification code in chip described in available access identity assignments to this encapsulation until this group access identity assignments completes.
This process of distributing access identification code comprises a series of scanning recognition code of applying and shares input in this.Each chip in this group, relatively this scanning recognition code and this uniqueness be stored in this chip the first identification code and detect mate time, send one scan identification code matched signal and circuit a period of time in this chip of activation accesses identification code in this nonvolatile memory in this chip to use this to share input write one, therefore one of described chip is enabled in the time.In addition, when sending one scan identification code matched signal, use this to share input to write an available accessibility identification code in this this nonvolatile memory be enabled in chip of this core assembly sheet, and continue afterwards until this group access identity assignments completes.
In addition, this unique first identification code of one storage is also described in the chip of this batch according to one embodiment of the invention, wherein comprise execution one wafer class test procedure, it applies a testing tool, and the first identification code storing this uniqueness is in by the chip of this testing tool.
In addition, also describe the method for a kind of operation one multi-chip package device, comprise reception one order according to one embodiment of the invention, it has a Part I and indicates an operator scheme and Part II instruction one access identification code; And this identification code be assigned with in this access identification code and each chip compared, and use the circuit in a certain chip to respond the order of a coupling of this certain chip.This order can be received in sharing Input Online by the chip in this multi-chip package.This order can be shared Input Online by the chip in this multi-chip package in serial and be received.
According to technology described herein, need the chip be placed in multi-chip package that the mode need not distinguishing individual chip in a wafer can be utilized to manufacture.Chip in a collection of can be distinguished in On-Wafer Measurement process by distributing unique scanning recognition code.In addition, the chip with unique scanning recognition code can utilize the mode need not distinguishing individual chip in this encapsulation to be placed on a multi-chip package.The access identification code of this multi-chip package chips can use the technique relying on unique scanning recognition code to distribute.
Therefore, use technology described herein, chip can be manufactured and do not need to specify in advance the core number used in single multi-chip package in a wafer factory, and do not need to specify the order of chip placing in this encapsulation in advance.In addition, chip can configuration not need chip to be respectively how to be connected with input in multi-chip package, and does not need putting in order of certain chip.
Accompanying drawing explanation
Object of the present invention, feature, and embodiment, accompanying drawing of arranging in pairs or groups in the chapters and sections of following embodiments is described, wherein:
Fig. 1 shows a conventional bag containing the schematic diagram to the multi-chip package of multiple chip, and it has shares input.
Fig. 2 display is according to the schematic diagram of the multi-chip package of the embodiment of the present invention, and wherein each chip be placed in encapsulation has the access identification code of a uniqueness, and responds the command set shared input receive according to this access identification code.
Fig. 3 shows the concise and to the point block schematic diagram of an integrated circuit, comprises the chip being applicable to a multi-chip package shown in Fig. 2 wherein.
Fig. 4 shows the process flow diagram manufacturing and comprise a representative processes of multi-chip package integrated circuit (IC) apparatus described herein.
Fig. 5 is the simplified diagram that display one wafer sort board and has the wafer of multiple chip.
Fig. 6 shows a process flow diagram of the technique performed by wafer sort board.
Fig. 7 is the simplified diagram that display one packaging and testing board and a group have the multi-chip package of scanning recognition code chip.
Fig. 8 shows a process flow diagram of the technique performed by packaging and testing board.
Embodiment
The embodiment of the present invention following Fig. 1 to the Fig. 8 that arranges in pairs or groups is described in detail.
Fig. 1 shows the schematic diagram of a tradition to the multi-chip package 10 of multiple chip 13-18, and it has shares input 11 with the chip 13-18 providing such as address, data and control signal in multi-chip package 10.These chips by stack therewith shared input 11 that in 12, all chip 13-18 couple by vertically connect 19,20 or other technology reach interconnection.In the case, a technology must be provided with the individual chip in distinguishing this and stacking.
Fig. 2 display accesses according to having of the embodiment of the present invention schematic diagram that identification code command set is input into the multi-chip package 60 sharing input 50, and wherein each its access identification code with a uniqueness of chip 51-56 be placed in encapsulation 60 is stored in the nonvolatile memory in chip.Otherwise cannot distinguish and there is circuit design with to the individual chip 51-56 sharing input 50 and react.This chip 51-56 uses and is interconnected by the three-dimensional integration technology of the circuit between chip chamber such as representated by line 58 and 59.Each chip has circuit, and it carrys out decoding one command set according to access identification code.Wherein individual other chip 51-56 comprises integrated circuit storage device in an embodiment, and one in command set orders it can comprise a reading order to be needed to specify in this data sequences sharing input in advance.Described access identification code command set is in an example, such as that a reading order comprises a series of byte, comprise the first byte 01 (sexadecimal) and indicate read operation, second byte is loaded with access identification code " N ", 3rd byte Addr1 is loaded with the first byte of address, nybble Addr2 is loaded with the second byte of address, and the 5th byte Addr3 is loaded with the 3rd byte of address.This command sequence apply so far to share input and can packed in all chips receive.Because each chip in encapsulation has a uniqueness be stored in wherein access identification code, just can by correctly decoding and to this order reaction.
Must be noted that access identification code can by with the order of chip in stacking in addition identification code, but not be necessarily like this.Therefore, in fig. 2, the chip 51 of the top has access identification code=03, next chip has access identification code=01, next chip 53 has access identification code=04, next chip 54 has access identification code=02, and next chip 55 has access identification code=05 and next chip 56 has access identification code=06.It is the result produced according to following described program that the sequence of this access identification code produces.
Fig. 3 is shown in the concise and to the point block schematic diagram of the integrated circuit on chip 95, and it is applicable to settle chip described herein in a multi-chip package.On this integrated circuit in time manufacturing and encapsulate, the chip that can be positioned in same encapsulation with other is compared, and is undistinguishable.This integrated circuit comprises a logical circuit to distribute the access identification code of a uniqueness after encapsulation.In this example, the integrated circuit on chip 95 comprises a memory array 80 on semiconductor substrate.In an example, this memory array 80 comprises a flash memory, and it comprises an array of non-volatile storage unit.One column decoder 81 stores along this character line 82 that array 80 column direction arranges couple with many.Row decoder 83 stores along this bit line 84 that array 80 line direction arranges couple with many, with reading and sequencing data in the storage element of array 80 since then.Address is provided to row decoder 83 and column decoder 81 via bus 85.Induction amplifier in block 86 and data input structure couple via data bus 87 and row decoder 83 in this example.Data be by the input/output end port of the integrated circuit on chip 95 or other integrated circuit on chip 95 in or beyond data source be sent to the data input structure of square 86 by data input line 91.In this illustrative embodiment, other circuit 94 is also included within this integrated circuit, such as general object processor or special purpose circuit, or stores the composite module supported of array thus to provide system-on-a-chip function.Data is by the induction amplifier in square 86, by data output line 92, is sent to the data destination in or beyond the integrated circuit on the input/output end port of the integrated circuit on chip 95 or other chip 95.In this example, this chip 95 comprises voltage supply and comes from square 88, and it can provide the adjustment bias voltage so far chip of many kenels, such as, for the voltage that flash memory is verified as reading, erasing, sequencing, erase verification and sequencing.
In this example, a controller 89 should be used for operation set with a bias voltage adjustment state machine and becomes the different mode of circuit.The application of this controller 89 can use techniques well known, as specific purposes logical circuit is implemented.In another embodiment, this controller comprises a general object processor, and it can be embodied on identical integrated circuit, and it performs a computer program to control the operation of this device.In another embodiment, the combination of specific purposes logical circuit and a general object processor can be used to implement this controller.
This controller 89 comprises a command decoder, and it is responded and applies order on online 93 with the command set of this integrated circuit of decoding.For example, its command set of a storage device is comprised to the order of reading, write, buffer reading, buffer write etc. kenel.According to technology described herein, this command set also loads and uses access identification code to choose the order of individual chip in multi-chip package.This controller 89 also comprise scanning recognition code/access identification code logical circuit its can support that program described herein is to distribute the access identification code of this brilliant example.Also an address generator is comprised in controller 89 to be used for resulting from the address in this device needed for different application in embodiment.
When arrangement one multi-chip package, this input comprises data input line 91, address wire 85 and order wire 93 chip thus in multi-chip package and shares, and is jointly called " sharing input ".In certain embodiments, data, address and command signal apply in a serial fashion so far to share input line, and such as it can utilize known serial flash storage device to use.
This chip 95 also comprises nonvolatile memory 96 and is applicable to storage one first unique identification code, is called scanning recognition code, and nonvolatile memory 97 is applicable to storage one second unique identification code, is called access identification code.This first unique identification code is unique in a collection of chip, and wherein a collection of is perhaps all chips in single wafer, or all chips in group's wafer, and it can follow the trail of this chip in follow-up manufacture and encapsulation process.This second unique identification code is unique in one group of chip be placed on single packaging body, and corresponds to the access identification code being used in a command set and using to choose certain chip in packaging body since then.This scanning recognition code memory 96 and access identification code storer 97 can use the storage element in array 80, and use a specific array address in addition identification by controller 98.Alternatively, this scanning recognition code memory 96 and access identification code storer 97 can use other non-volatile storage unit in chip.For example, non-volatile storage buffer can couple with controller 98 using the use as these objects.These identification codes can utilize the status register in device therewith and the same or similar mode of configuration registers to implement on accessible non-volatile storage buffer.
Particularly, this scanning recognition code memory 96 can configuration be accessed by wafer probe in On-Wafer Measurement program.Therefore the entity test interface on integrated circuit or other interface, the testing cushion of such as specific function can be contacted by wafer probe, and logical circuit on the integrated can write data in this scanning recognition code memory 96 by wafer sort board.This entity test interface is that the specific mode of testing apparatus institute used according to production line is implemented on wafer and/or chip.
Resource in this controller 98 or other chip, comprising scanning recognition code/access identification code logical circuit is respond this to share 1 in input first and order to be compared by a first scanning recognition code distributed in an input scanning recognition code therewith scanning recognition code memory 96.This logical circuit sends one scan identification code matched signal, or mismatch signal so far shares input, and whether so the system of this access identification code of distribution is notified mates.
Resource in this controller 98 or other chip, comprising the logical circuit that can respond scanning recognition code coupling is enough to permission one system assignment access identification code with activation write one second identification code to access identification code storer 97 a period of time length and uses and share input and so far access program in identification code storer 97 to write an available access identification code.In addition, this controller 98, or resource in other chip, comprise logical circuit to respond this and share order in input, it can be sent the signal of a response scanning recognition code coupling by an external mechanical, the access identification code write of a distribution so far accessed in identification code storer in during this section of program activation.When this access identification code write-in program cannot be enabled after one scan identification code coupling, this access identification code storer 97 can use storer pinning technology well known in the art to prevent from being changed.
Fig. 4 shows the process flow diagram manufacturing and comprise a representative processes of multi-chip package integrated circuit (IC) apparatus described herein.According to this example, a wafer manufactured (100) with the array of an access identification code activation chip, such as, have as the chip in Fig. 3.This wafer is positioned in a wafer probe to carry out wafer sort program (101).Use this wafer probe, the identification code of a uniqueness, in distributing within the scope of the identification code so far criticized, and write is by the scanning recognition code memory (102) of wafer sort chip.Afterwards, this wafer shifts out and cuts into independent chip (103) in wafer probe.One group of chip passing through to test is chosen to be packaged into multi-chip package (104) in criticizing since then.Afterwards, one group of chip placing passing through test is on a single multi-chip package (105).This chip can use the technology can not distinguishing certain chip to be placed on a single multi-chip package.
Afterwards, this multi-chip package completed is positioned on a packaging and testing device and carries out such as final test.One program is performed to be mated (106) with scanning recognition code by the chip encapsulated.In each chip, in order to respond this coupling, a period of time is carried out in one access write operation, it can be a special time of specifying in advance, or the time to change along with technique, until this chip successfully writes an access identification code or receives the signal (107) that cannot write access identification code.Because each chip has the scanning recognition code of a uniqueness in this batch, so only have a chip to be enabled in the time in this encapsulation.
When detecting coupling, an available access identification code uses to be shared in input write so far encapsulation (108).Write this access identification code because only have a chip to be enabled, at this moment, only have a chip can receive this available access identification code.This program can determine that in this encapsulation, all access identification codes are assigned with (109) all.If not, then this program gets back to step 106, proceeds the chip scanning encapsulated and mates with scanning recognition code.If in step 109, all access identification codes are assigned with all, then complete this program (110).Although do not show in figure, if access identification codes all in this batch is all sequentially by this encapsulation, and also the access identification code of not all is successfully allocated, then this procedure failure.
Fig. 5 is the simplified diagram that display one wafer sort board 200 and has the wafer 201 of multiple chip.This chip can not be differentiated after fabrication, as described in Fig. 3.On the individual chip of wafer sort board 200 activation write scanning recognition code so far in wafer 201, so the chip in this batch is write a series of scanning recognition code.As explained before, distributing access identification code in this technology to so-called a collection of can comprising is all chips in single wafer, or all chips in group's wafer, or supports a small group chip in the specific production line of multi-chip package technique one.In this example, the individual chip in this wafer 201 its have passed wafer sort program after to be sequentially assigned with in this batch unique scanning recognition code, comprise scanning recognition code 1, scanning recognition code 2, scanning recognition code 3 ... scanning recognition code 160 etc.
Fig. 6 shows a process flow diagram of the technique performed by wafer sort board 200.This technique involves the chip (210) of an ad-hoc location (x, y) on detection wafer.Test sample book is applied in this chip (211).This algorithm determines whether the chip on this ad-hoc location (x, y) passes through this test sample book (212).If this chip passes through, one scan identification code can be written into the nonvolatile memory in this chip, and this chip to be labeled or to note down be one by chip (213).Afterwards, this program can determine that whether chips all in whether this wafer is all to be assigned with scanning recognition code (214).If not, then this probe moves on to the next chip (215) in wafer, and this program loop gets back to step 210.If in step 212, this chip does not pass through, then this chip marking is a chip failing so can be dropped after wafer cutting at chip, or carries out other process (217).In addition, if in step 214, determine chips all in this wafer and all complete test, then stop this program (216).
Fig. 7 is the simplified diagram that display one packaging and testing board 30 and a group have the multi-chip package 301 of scanning recognition code 12,9,14,16,10 and 18 chip.Chip in this multi-chip package 301 has shares input 302.These chips can not be differentiated after fabrication, as described in Fig. 3, but have can criticize since then in choose unique scanning recognition code that certain chip uses.This mode makes the chip be placed in this multi-chip package 301 not need to be distinguished.After program described before performing, each chip in this batch receives the access identification code of a uniqueness.As shown in Figure 7, for example, this chip has the first coupling scanning recognition code in this series, and it is 9 in this example, is assigned to this and organizes the first access identification code in available access identification code, such as, access identification code " 1 ".This chip has the second coupling scanning recognition code in this series, and it is 10 in this example, is assigned to this and organizes the second access identification code in available access identification code, such as, access identification code " 2 ".
Fig. 8 shows a process flow diagram of the technique performed by packaging and testing board 300.First this technique involves extracts a current encapsulation so far board (310).Afterwards, scanning recognition code (i) is applied in shares input in so far multi-chip package, and wherein (i) is used to follow the trail of the scanning recognition code be assigned in this batch index used.This program can determine whether detect a coupling (312), and what such as detecting coupled with multi-chip package shares an online signal.If the coupling of detecting, the circuit this chip detecting coupling activation one can access identification code write nonvolatile memory (313).At the chip do not mated with current scanline identification code (i), the circuit of this write access identification code can not be enabled.Therefore, the reception one that can be enabled of a chip is only had to access identification code to respond the coupling of a specific scanning recognition code in this encapsulation.Packaging and testing board 300 uses the chip (314) shared and input and write an available accessibility identification code and be enabled in this.Afterwards, this program can determine that in whether this encapsulation, all access identification codes are written into (315) all.If, then this program does not determine last scanning recognition code in whether this batch tested (316).If last scanning recognition code is not yet tested, then increase progressively this scanning recognition code (317), and this program loop gets back to step 311 to continue to apply scanning recognition code.If be all written in this multi-chip package in the access identification code that step 315 is all, then complete this program (319).If employed this batch of all scanning recognition code in step 316 but successfully cannot distribute all access identification codes, then this procedure failure (318).
Integrated circuit described herein its can support the program that arrangement one chip encapsulates in a polycrystalline, wherein these these chips can not be differentiated during manufacture, and can be placed on not ad-hoc location in a package, and have the I/O that can not differentiate.In example herein, in the wafer sort stage of technique, this chip is implemented as can support that a scanning recognition code distributing each chip one uniqueness is stored in the program in chip in nonvolatile memory in circuit.In the packaging and testing stage, this scanning recognition code is used to support that a program is used for scanning the scanning recognition code of coupling in this encapsulation.Once one scan identification code is mated, the chip of this coupling can be programmed the access identification code of a uniqueness.
When execute-in-place, a command set used can utilize the advantage of the access identification code of this uniqueness to access other chip in encapsulation.Therefore, the method of a kind of operation one multi-chip package device, this multi-chip package device comprises multiple chip, the identification code be assigned with that each chip memory is unique in this multi-chip package device, the method comprises the following step: receive an order in sharing Input Online, and it has a Part I and indicates an operator scheme and Part II instruction one access identification code; And this identification code be assigned with in this access identification code and each chip compared, and respond this order by the certain chip of mating.
Although the present invention is described with reference to embodiment, right the present invention is not limited to its detailed description.Substitute mode and amendment pattern advised in previously describing, and other substitute mode and revise pattern will be thought by art technology and.Particularly, all have be same as in fact component of the present invention and combine and reach and the present invention's identical result in fact, neither depart from scope of the present invention.Therefore, these substitute modes all and amendment pattern are intended to drop among the category that right of the present invention and equipollent thereof define.
Claims (7)
1. an integrated circuit (IC) apparatus, comprises:
One core assembly sheet, couple mutually with an input line that share to by this core assembly sheet, the chip in this core assembly sheet comprises:
Nonvolatile memory, for storing one first identification code and one second identification code in this chip; And
Control logic circuit, in order to the input scanning recognition code in this input line is compared with this first identification code be stored in this nonvolatile memory of this chip, and respond a coupling, write this second identification code in the nonvolatile memory of the corresponding chip of this coupling with activation;
Wherein, each chip in this core assembly sheet comprises integrated circuit storage device, it comprises respective array in non-volatile storage unit, and wherein this nonvolatile memory stores in this first identification code and this second identification code storage element in this respective array.
2. integrated circuit (IC) apparatus as claimed in claim 1, wherein, the chip in this core assembly sheet was writing this first identification code in this nonvolatile memory before a wafer cutting.
3. integrated circuit (IC) apparatus as claimed in claim 1, wherein, this control logic circuit according to this second identification code be assigned with to respond the signal in this input line.
4. integrated circuit (IC) apparatus as claimed in claim 1, wherein, this integrated circuit (IC) apparatus responds an order, and this order has a Part I and indicates an operator scheme and a Part II to indicate this second identification code.
5. manufacture the method for a multi-chip package integrated circuit, this multi-chip package integrated circuit comprises chip and has input and the first identification code in wherein, and comprises access identification code and distinguish chip described in this multi-chip package integrated circuit, and the method comprises:
Store this first identification code respectively in a chip wherein of a collection of chip;
In this batch of chip, settle a core assembly sheet on this multi-chip package integrated circuit, this core assembly sheet has the input of a shared in common; And
Accessing in identification code from one group chooses in chip described in available access identity assignments to this multi-chip package integrated circuit until this group access identity assignments completes, by following steps:
I () applies the input that a series of scanning recognition code has in this chip; And
(ii) each chip in this group, relatively this scanning recognition code and this first identification code be stored in this chip, and when detecting coupling, circuit in this corresponding chip matched of activation, the input had to use this chip write one access identification code is in the nonvolatile memory in this chip.
6. the as claimed in claim 5 method manufacturing a multi-chip package integrated circuit, wherein, comprise execution one packaging and testing program, it uses a testing tool, and stores this first identification code in by the chip of this testing tool.
7. the method manufacturing a multi-chip package integrated circuit as claimed in claim 5, wherein, distributes available access identification code when being included in a packaging and testing program.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510318899.6A CN104952487B (en) | 2010-01-14 | 2010-01-14 | A kind of method for operating multi-chip package device |
| CN201010004012.3A CN102129880B (en) | 2010-01-14 | 2010-01-14 | The three-dimensional chip sharing input package is chosen |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201010004012.3A CN102129880B (en) | 2010-01-14 | 2010-01-14 | The three-dimensional chip sharing input package is chosen |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510318899.6A Division CN104952487B (en) | 2010-01-14 | 2010-01-14 | A kind of method for operating multi-chip package device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102129880A CN102129880A (en) | 2011-07-20 |
| CN102129880B true CN102129880B (en) | 2015-09-30 |
Family
ID=44267930
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201010004012.3A Active CN102129880B (en) | 2010-01-14 | 2010-01-14 | The three-dimensional chip sharing input package is chosen |
| CN201510318899.6A Active CN104952487B (en) | 2010-01-14 | 2010-01-14 | A kind of method for operating multi-chip package device |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510318899.6A Active CN104952487B (en) | 2010-01-14 | 2010-01-14 | A kind of method for operating multi-chip package device |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN102129880B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104237766B (en) * | 2013-06-24 | 2017-06-20 | 上海东软载波微电子有限公司 | Chip detecting method and device |
| WO2015003065A1 (en) * | 2013-07-02 | 2015-01-08 | Wispry, Inc. | Filtering antenna systems, devices, and methods |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6226394B1 (en) * | 1998-02-20 | 2001-05-01 | Micron Tecnology, Inc. | Non-lot based method for assembling integrated circuit devices |
| CN101604973A (en) * | 2009-07-13 | 2009-12-16 | 松翰科技股份有限公司 | The coding method of chip identification serial number and device thereof |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1171176C (en) * | 2000-04-03 | 2004-10-13 | 上海贝岭股份有限公司 | IC card chip using 8-bit data transmittion and its verification method |
| US6792365B2 (en) * | 2001-08-10 | 2004-09-14 | Micron Technology, Inc. | Sequential unique marking |
| US7111149B2 (en) * | 2003-07-07 | 2006-09-19 | Intel Corporation | Method and apparatus for generating a device ID for stacked devices |
| US7620763B2 (en) * | 2006-07-26 | 2009-11-17 | International Business Machines Corporation | Memory chip having an apportionable data bus |
| US7710754B2 (en) * | 2007-08-22 | 2010-05-04 | Qimonda North America Corp. | Method of simple chip select for memory subsystems |
-
2010
- 2010-01-14 CN CN201010004012.3A patent/CN102129880B/en active Active
- 2010-01-14 CN CN201510318899.6A patent/CN104952487B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6226394B1 (en) * | 1998-02-20 | 2001-05-01 | Micron Tecnology, Inc. | Non-lot based method for assembling integrated circuit devices |
| CN101604973A (en) * | 2009-07-13 | 2009-12-16 | 松翰科技股份有限公司 | The coding method of chip identification serial number and device thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102129880A (en) | 2011-07-20 |
| CN104952487B (en) | 2018-03-27 |
| CN104952487A (en) | 2015-09-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI442401B (en) | 3d chip select for sheard input packages | |
| US6499121B1 (en) | Distributed interface for parallel testing of multiple devices using a single tester channel | |
| CN101548337A (en) | Internally generating patterns for testing in an integrated circuit device | |
| US6826720B2 (en) | Testing board for semiconductor memory, method of testing semiconductor memory and method of manufacturing semiconductor memory | |
| US8675431B2 (en) | Semiconductor memory device and defective cell relieving method | |
| CN101015019A (en) | Apparatus and method for selectively configuring a memory device using a bi-stable relay | |
| US9082469B2 (en) | Semiconductor memory device and writing method of ID codes and upper addresses | |
| CN109313596A (en) | Shared error detection and patch memory | |
| US20090295420A1 (en) | Semiconductor device and testing method | |
| KR101094945B1 (en) | Semiconductor memory apparatus and probr test method thereof | |
| KR100934911B1 (en) | Semiconductor memory, semiconductor chip package, testing method for semiconductor chip package | |
| CN102129880B (en) | The three-dimensional chip sharing input package is chosen | |
| CN103377713B (en) | Semiconductor devices and the semiconductor system including semiconductor devices | |
| CN103310849B (en) | The method of testing of test circuit, accumulator system and accumulator system | |
| CN104517636A (en) | Semiconductor chip and semiconductor integrated circuit including same | |
| CN106229010A (en) | Fault diagnosis circuit | |
| US7519862B2 (en) | Software programmable verification tool having a single built-in self-test (BIST) module for testing and debugging multiple memory modules in a device under test (DUT) | |
| JP3031883B2 (en) | Inspection board capable of jointly inspecting integrated circuit devices operating in a merged data output mode and a standard operation mode | |
| US11392478B2 (en) | Semiconductor device | |
| CN100357753C (en) | Test arrangement and method for selecting a test mode output channel | |
| US20220284935A1 (en) | Semiconductor memory device and memory system | |
| US8589109B2 (en) | Semiconductor circuit, semiconductor circuit test method, and semiconductor circuit test system | |
| US7464295B2 (en) | Software programmable verification tool having multiple built-in self-test (BIST) modules for testing and debugging multiple devices under test (DUT) | |
| CN100444125C (en) | Serial output and input testing method | |
| US7428673B2 (en) | Test method for determining the wire configuration for circuit carriers with components arranged thereon |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |