CN102096038A - FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module - Google Patents
FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module Download PDFInfo
- Publication number
- CN102096038A CN102096038A CN 201010555392 CN201010555392A CN102096038A CN 102096038 A CN102096038 A CN 102096038A CN 201010555392 CN201010555392 CN 201010555392 CN 201010555392 A CN201010555392 A CN 201010555392A CN 102096038 A CN102096038 A CN 102096038A
- Authority
- CN
- China
- Prior art keywords
- data
- vip
- fpga
- module
- sequential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention relates to an FPGA (Field Programmable Gate Array) based FT (Functional Test) method of a VIP (Video Input Processor) module. The method comprises the following steps of: designing a data sending module in the FPGA; negating VSYNC (Vertical Synchronization) of an LCDC (LCD Controller) and using the negated VSYNC as a time sequence for sending data; sending data in the form of CCIR656 or YUV422 to the VIP for sampling, wherein the time sequence of VIP sampling is consistent with the time sequence of sending the data; and comparing the sampled data with the sent data to test whether the VIP normally works or not. The method provided by the invention can flexibly realize any digital circuit, get rid of the interference of analog signals and reduce the constraint at the mercy of a special chip so as to assist the FT of a chip to be tested.
Description
[technical field]
The present invention relates to chip testing technology, specifically be meant a kind of FT method of testing of the VIP module based on FPGA.
[background technology]
Test before dispatching from the factory after the IC encapsulation is FT (final test) test.The FT test comprises LCDC, VIP, I
2The test of modules such as S.
VIP module (Video Input Processor, vision signal input processor), it is a signal processor that the various video signal can be changed into various forms.
The method of testing of VIP module in the prior art: the VSYNC negate in the RGB sequential of LCD, the sequential that obtains is just in full accord with the sequential of VIP, therefore utilize this point, allow lcd controller produce the RGB sequential of VSYNC negate, gather the LCD data line by VIP, relatively the data sent of lcd controller and the VIP data of adopting just can verify whether LCD module and VIP module be working properly.
The shortcoming of the method for testing of prior art is when any part existing problems of LCDC or VIP module, and whether all can not test out an other functions of modules correct.Just say also whether can not test out the LCDC functions of modules normal if the VIP functions of modules is undesired; Whether conversely when the LCDC functions of modules is unusual, it is normal to test out the VIP functions of modules, and the final test yield of chip can be subjected to bigger influence like this.Now these two are separately tested separately and avoided this situation, thereby improved the test yield.
[summary of the invention]
Technical matters to be solved by this invention is to provide a kind of FT method of testing of the VIP module based on FPGA, this method can realize any digital circuit flexibly, break away from the interference of simulating signal, reduce the constraint that is limited by special chip, assist the FT test of chip to be measured.
The present invention solves above-mentioned technical matters by the following technical solutions:
FT method of testing based on the VIP module of FPGA comprises the steps:
Step 100: one of design sends data module in FPGA;
Step 200:, send the sequential of data as FPGA with the VSYNC negate of LCDC;
Step 300:FPGA sends the data of CCIR656 or YUV422 form and samples to VIP, and the sequential of VIP sampling is consistent with the sequential that sends data;
Step 400: with the data contrast of the data that sample and transmission, whether test VIP operate as normal.
When in the described step 400 data of the data that sample and transmission being compared, only need read into the data of two files in two arrays, these two arrays are compared.
When in the described step 400 data of the data that sample and transmission being compared, in FPGA, embed the ARM9 processor, the data that collect are deposited in certain address field of memory, begin comparison from the first address that sends data and image data during contrast.
The invention has the advantages that: the present invention can realize any digital circuit flexibly, data transmission blocks at the VIP reasonable module design of chip to be measured, break away from the interference of simulating signal and other irrelevant signals, reduce the constraint that is limited by special chip, assist the FT test of chip to be measured.
[description of drawings]
The invention will be further described in conjunction with the embodiments with reference to the accompanying drawings.
Fig. 1 is a VIP module testing synoptic diagram.
[embodiment]
See also Fig. 1, clk among Fig. 1, hsync, rst, vsync are the input control signals that is provided by chip to be measured, as long as the sequential of these four signals is correct, so just can produce correct enable control signal, the enable signal is used for controlling when begin to send data.Data_in[7..0] be the input data signal that provides by chip to be measured, the data bit of VIP test module comes to 8.The data_out[7..0 that collects] send to the VIP module of chip to be measured.It is VIP module testing step synoptic diagram.Specifically comprise the steps:
Step 100: one of design sends data module in FPGA;
Step 200:, send the sequential of data as FPGA with the VSYNC negate of LCDC;
Step 300:FPGA sends the data of CCIR656 or YUV422 form and samples to VIP, and the sequential of VIP sampling is consistent with the sequential that sends data;
Step 400: with the data contrast of the data that sample and transmission, whether test VIP operate as normal.When the data of the data that sample and transmission are compared, only need read into the data of two files in two arrays, these two arrays are compared.Also can in FPGA, embed the ARM9 processor, the data that collect be deposited in certain address field of memory, begin comparison from the first address that sends data and image data during contrast.
The present invention can realize any digital circuit flexibly, breaks away from the interference of simulating signal, reduces the constraint that is limited by special chip, assists the FT test of chip to be measured.
Claims (3)
1. based on the FT method of testing of the VIP module of FPGA, it is characterized in that: comprise the steps:
Step 100: one of design sends data module in FPGA;
Step 200:, send the sequential of data as FPGA with the VSYNC negate of LCDC;
Step 300:FPGA sends the data of CCIR656 or YUV422 form and samples to VIP, and the sequential of VIP sampling is consistent with the sequential that sends data;
Step 400: with the data contrast of the data that sample and transmission, whether test VIP operate as normal.
2. the FT method of testing of the VIP module based on FPGA as claimed in claim 1, it is characterized in that: when in the described step 400 data of the data that sample and transmission being compared, only need read into the data of two files in two arrays, these two arrays are compared.
3. the FT method of testing of the VIP module based on FPGA as claimed in claim 1, it is characterized in that: when in the described step 400 data of the data that sample and transmission being compared, in FPGA, embed the ARM9 processor, the data that collect are deposited in certain address field of memory, begin comparison from the first address that sends data and image data during contrast.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010555392 CN102096038B (en) | 2010-11-23 | 2010-11-23 | FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010555392 CN102096038B (en) | 2010-11-23 | 2010-11-23 | FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102096038A true CN102096038A (en) | 2011-06-15 |
| CN102096038B CN102096038B (en) | 2013-01-16 |
Family
ID=44129209
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010555392 Active CN102096038B (en) | 2010-11-23 | 2010-11-23 | FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102096038B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103093713A (en) * | 2011-10-31 | 2013-05-08 | 安凯(广州)微电子技术有限公司 | Chip validation method and device and system based on field programmable gate array (FPGA) |
| CN103377103A (en) * | 2012-04-28 | 2013-10-30 | 珠海格力电器股份有限公司 | Stored data test method, device and system |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040252090A1 (en) * | 2003-06-11 | 2004-12-16 | Toppoly Optoelectronics Corp. | Light-on aging test system for flat panel display |
| CN1979187A (en) * | 2005-12-07 | 2007-06-13 | 比亚迪股份有限公司 | Testing device of multi-drive-mode LCD drive circuit and testing method |
| CN201269958Y (en) * | 2008-10-17 | 2009-07-08 | 天马微电子股份有限公司 | Test apparatus for liquid crystal display |
-
2010
- 2010-11-23 CN CN 201010555392 patent/CN102096038B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040252090A1 (en) * | 2003-06-11 | 2004-12-16 | Toppoly Optoelectronics Corp. | Light-on aging test system for flat panel display |
| CN1979187A (en) * | 2005-12-07 | 2007-06-13 | 比亚迪股份有限公司 | Testing device of multi-drive-mode LCD drive circuit and testing method |
| CN201269958Y (en) * | 2008-10-17 | 2009-07-08 | 天马微电子股份有限公司 | Test apparatus for liquid crystal display |
Non-Patent Citations (2)
| Title |
|---|
| 《浙江工业大学学报》 20051031 郑国惠，等 一种基于FPGA 的误码测试仪 全文 1-3 第33卷, 第5期 * |
| 《自动化仪表》 20080229 安吉宇，等 基于FPGA的TFT LCD快检信号源的设计 全文 1-3 , 第2期 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103093713A (en) * | 2011-10-31 | 2013-05-08 | 安凯(广州)微电子技术有限公司 | Chip validation method and device and system based on field programmable gate array (FPGA) |
| CN103093713B (en) * | 2011-10-31 | 2016-03-09 | 安凯(广州)微电子技术有限公司 | A kind of chip verification method based on FPGA, Apparatus and system |
| CN103377103A (en) * | 2012-04-28 | 2013-10-30 | 珠海格力电器股份有限公司 | Stored data test method, device and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102096038B (en) | 2013-01-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102256158B (en) | Automatic television circuit board function testing method and system | |
| CN101458971B (en) | Test system and method for built-in memory | |
| US20140306966A1 (en) | Video wall | |
| CN103065587B (en) | A kind of LED synchronous display controlling system without sending card | |
| CN105472288A (en) | Device and method for single-path to multiple-path conversion of V-BY-ONE video signals | |
| CN105491318A (en) | Device and method for single-path to multiple-path conversion of DP video signals | |
| CN102096038B (en) | FPGA (Field Programmable Gate Array) based FT (Functional Test) method of VIP (Video Input Processor) module | |
| CN105491373A (en) | Device and method for switching LVDS video signals from one way to multiple ways | |
| CN111506249A (en) | Data interaction system and method based on ZYNQ platform | |
| CN104796636B (en) | Composite pixel control circuit for super large planar array splicing cmos image sensor | |
| CN102638649B (en) | USB3.0 high-speed high-definition industrial camera | |
| CN105472287A (en) | Device and method for single-path to multiple-path conversion of single path of HDMI video signals | |
| CN102271276A (en) | Intelligent detection method and system for video signal conversion device | |
| CN203117618U (en) | Faceplate inner circuit system with electrostatic protection function | |
| CN205160714U (en) | FPGA automatic test system of LCD TV integrated circuit board | |
| CN101471060B (en) | Display processing equipment and time sequence controller | |
| CN102103536B (en) | Board test device and method | |
| CN102104792B (en) | Control system and method for signal test of video image array | |
| CN101995686B (en) | Field programmable gate array (FPGA)-based final test (FT) method of liquid crystal display controller (LCDC) module | |
| CN101399929A (en) | Image analysis device for flat television set | |
| CN203217927U (en) | Low cost LED synchronous display control system without sending card | |
| CN204231575U (en) | A kind of device detecting MIPI video signal quality | |
| CN204929022U (en) | Video mosaicing processing ware that shows high -definition video signal can return | |
| CN101561788B (en) | A general-purpose interface controller | |
| CN107491009B (en) | A kind of angular transducer signal synchronous collection method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C56 | Change in the name or address of the patentee | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Patentee after: FUZHOU ROCKCHIP ELECTRONICS CO., LTD. Address before: 350000 Fuzhou Gulou District, Fujian, software Avenue, building 89, No. 18 Patentee before: Fuzhou Rockchip Semiconductor Co., Ltd. |
|
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee after: Ruixin Microelectronics Co., Ltd Address before: 350000 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China Patentee before: Fuzhou Rockchips Electronics Co.,Ltd. |