CN102033972A - Method for designing electronic product - Google Patents
Method for designing electronic product Download PDFInfo
- Publication number
- CN102033972A CN102033972A CN2009103079692A CN200910307969A CN102033972A CN 102033972 A CN102033972 A CN 102033972A CN 2009103079692 A CN2009103079692 A CN 2009103079692A CN 200910307969 A CN200910307969 A CN 200910307969A CN 102033972 A CN102033972 A CN 102033972A
- Authority
- CN
- China
- Prior art keywords
- module
- circuit diagram
- circuit
- components
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides a method for designing an electronic product. The method comprises the following steps of: designing a circuit diagram of each minimum module of the electronic product; and stores all the circuit diagrams to form a modular circuit diagram base. In the designing process of a new product, the circuit diagram of each module forming the new product is searched from the modular circuit diagram base, so that the design of the whole circuit diagram of the new product is finished. In the method, a modularized product design idea is adopted, so the period and the cost of research and development are reduced.
Description
Technical field
The present invention relates to the electronic product production field, relate in particular to a kind of method for designing of electronic product.
Background technology
Along with being showing improvement or progress day by day of science and technology, more and more stricter to the performance requirement of electronic product, therefore, the speed that electronic product updates is more and more faster.On the other hand, along with the aggravation of competition, the R﹠D costs of electronic product and R﹠D cycle become the key factor of enterprise's profit.
The research and development of electronic product mainly comprise the design of circuit.Traditional circuit design flow process mainly is divided into four parts, be followed successively by: according to the artificial blueprint drawing of needs of design, make brassboard according to circuit diagram, utilize brassboard to debug checking and judge whether foregoing circuit figure adheres to specification, and finish the modular in design of circuit through repeatedly circulating of revising again of debugging checking.In traditional circuit diagram design cycle, the debugging proof procedure is a most important link wherein, therefore, need constantly make brassboard so that circuit is debugged checking, and this has increased the cost of electronic product research and development greatly.
Along with the birth based on the circuit simulation of computer simulation technique, above-mentioned traditional circuit design method has met with serious challenge.Described computer simulation technique is to belong to computer-aided design (CAD) (Computer Aided Design, CAD) important component part of technology is a technology of utilizing computer software to set up the real system model and utilize institute's established model that real system is experimentized and studies.Described circuit simulation is that electronic devices and components and circuit are represented with digital model, and sets up the propagation model of signal in circuit, the method that cooperates numerical analysis and graphic modeling to show at last, the functional simulation and the specificity analysis of realization circuit.Circuit simulation can enough reflect the characteristic of circuit truly, can realize the optimal design of circuit structure extremely convenient, fast, economically, to shortening the R﹠D cycle of electronic product, reduce the research and development expense of electronic product, improve the combination property of electronic product, participate in the market competition of electronic product, this is all arranged is crucial meaning.
Current, as may to duplicate when utilizing simulation technology to carry out electronic product research and development R﹠D process.For example, when a kind of new electronic product of research and development, the research staff need carry out circuit design and the circuit of design is carried out analogue simulation this whole electronic product.Yet the certain module of this electronic product is Already in the electronic product of other types or model.The circuit of the module that has existed can not be shared and cause to research and develop repeatedly have been increased R﹠D costs undoubtedly and has prolonged the R﹠D cycle.
Summary of the invention
In view of above content, be necessary to propose a kind of design of electronic products method, it adopts modular product design thought, has saved the cycle and the cost of research and development.
A kind of design of electronic products method.This method comprises: analyze the module of forming new product; A newly-built task; Select to form the module of this new product in the task list under this newly-built task; Search for a modular circuit picture library and form the circuit diagram of each module of this new product with acquisition; Reach circuit diagram, under this newly-built task, generate the complete circuit of this new product automatically according to above-mentioned each module.
Compared to prior art, design of electronic products method provided by the present invention adopts based on modular product design thought, can improve the speed and the quality of product design, reduces the cost of product design.
Description of drawings
Fig. 1 is the enforcement environment map of design of electronic products method of the present invention preferred embodiment.
Fig. 2 is the process flow diagram of generation module circuit picture library in the design of electronic products method of the present invention preferred embodiment.
Fig. 3 is that the modular circuit picture library that utilizes Fig. 2 to generate in the design of electronic products method of the present invention preferred embodiment carries out the process flow diagram that circuit diagram designs.
Embodiment
Consulting shown in Figure 1ly, is the enforcement environment map of design of electronic products method of the present invention preferred embodiment.Design of electronic products method of the present invention is applicable to and comprises circuit exploitation client 1, database server 2, and application server 3, and in the system that formed of product design client 4.Described circuit exploitation client 1 is used for the circuit diagram of each minimum module of circuit diagram developer design electronic products.Described minimum module is meant the module that can realize the minimum of certain function separately.Described database server 2 is used to store the circuit diagram of above-mentioned each minimum module, to generate a modular circuit picture library.Described application server 3 links to each other with database server 2, so that the R﹠D personnel utilizes the modular circuit picture library in the database server 2 to carry out New Product's Design.Described product design client 4 provides the user interface mutual with application server 3 for the said goods research staff.
Consulting shown in Figure 2ly, is the process flow diagram of generation module circuit picture library in the design of electronic products method of the present invention preferred embodiment.
Step S10, circuit exploitation client 1 splits into a plurality of modules step by step with each electronic product.Described electronic product can be computing machine, mobile phone of each model etc.Described each module can be processor (processor), internal memory (memory), power supply (power), video card (graphic card) in the computing machine etc.
Step S11, circuit exploitation client 1 judges whether each module of above-mentioned fractionation all is minimum module.As mentioned above, minimum module is meant the module that can realize the minimum of certain function separately.For example, internal memory can be divided into dynamic RAM (Dynamic Random-Access Memory, DRAM) and ROM (read-only memory) (Read-Only Memory, ROM) two kinds, therefore, internal memory is not a minimum module.If it is not minimum module that a module is arranged, then flow process is returned step S10.Otherwise if each module all is a minimum module, then flow process enters step S12.
In step S12, circuit exploitation client 1 is selected one of them module.
Step S13, circuit exploitation client 1 is drawn the circuit diagram of this module.
Step S14, circuit exploitation client 1 is obtained all components and parts on this module.Described components and parts comprise resistance, electric capacity, inductor, diode, triode etc.
Step S15, circuit exploitation client 1 judges whether above-mentioned components and parts all have realistic model.Described realistic model is meant the mathematical model that computing machine can be discerned.In order to carry out the circuit simulation simulation, must set up the model of each components and parts earlier, various components and parts of supporting for circuit simulation program just, must have corresponding mathematical model to describe these components and parts in simulator program, promptly the general-purpose computers computing formula of carrying out computing is expressed these components and parts.If wherein any one components and parts does not have realistic model, then flow process enters step S16.Otherwise if all components and parts all have realistic model, then flow process is carried out step S18.
In step S16, for the components and parts that do not have realistic model, circuit exploitation client 1 is set up the realistic model of these components and parts.
Step S17, circuit exploitation client 1 judges whether the realistic model of being set up is accurate.Described circuit exploitation client 1 utilizes the realistic model of being set up to simulate the circuit diagram of these components and parts, if the circuit diagram that simulates is identical with the preferred circuit figure of these components and parts, then the realistic model of being set up is accurately, and stores the realistic model of these components and parts.Otherwise if the preferred circuit figure of the circuit diagram that simulates and these components and parts is inequality, then the realistic model of being set up is inaccurate.At the realistic model of being set up is under the inaccurate situation, and flow process is returned step S16.Otherwise, be accurately under the situation at the realistic model of being set up, flow process enters step S18.
In step S18, circuit exploitation client 1 is called the realistic model of all components and parts of this module.
Step S19, circuit exploitation client 1 utilizes the realistic model of these each components and parts of module that the circuit diagram of this module of above-mentioned drafting is made simulation analysis.
Step S20, circuit exploitation client 1 judges according to the result of above-mentioned simulation analysis whether the circuit diagram of this module of being drawn exists the optimization space.Circuit diagram exists the optimization space to be meant that this circuit diagram is not the simplest, optimized.Optimize the space if exist, then flow process is returned step S13, repaints the circuit diagram of this module.Otherwise, if not existed, this circuit diagram do not optimize the space, then flow process enters step S21.
In step S21, circuit exploitation client 1 stores the circuit diagram of this module in the database server 2 into.
Step S22, circuit exploitation client 1 judges whether that other modules are not carried out the circuit diagram design in addition.If there is such module, then flow process is returned step S12, so that next module is carried out the design of circuit diagram, all is stored in the database server 2 until the circuit diagram of all modules, with generation module circuit picture library.If all modules have all been finished the circuit diagram design, then this flow process finishes.
Consult shown in Figure 3, be design of electronic products method of the present invention preferred embodiment in utilize Fig. 2 to generate the modular circuit picture library process flow diagram that carries out circuit diagram design.
Step S30, product design client 4 judges whether to have received a New Product's Design task.If do not have, then direct process ends.Otherwise under the situation of having received the new product designs task, flow process enters step S31.
In step S31, product design client 4 analyzes the module of forming this new product.The module that described analysis is come out is for realizing the module of the minimum of certain function separately.
Step S32, product design client 4 is a newly-built task in application server 3.
Step S33, the module of above-mentioned new product is formed in selection in the task list of product design client 4 under this newly-built task.
The circuit diagram of each module of the described composition new product of search in step S34, the application server 3 modular circuit picture library in database server 2.
Step S35, application server 3 generate the complete circuit of this new product automatically according to the circuit diagram of above-mentioned each module under this newly-built task.
Claims (4)
1. a design of electronic products method is characterized in that, this method comprises:
Analyze the module of forming new product;
A newly-built task;
Select to form the module of this new product in the task list under this newly-built task;
Search for a modular circuit picture library and form the circuit diagram of each module of this new product with acquisition; And
According to the circuit diagram of above-mentioned each module, under this newly-built task, generate the complete circuit of this new product automatically.
2. design of electronic products method as claimed in claim 1 is characterized in that, this method also comprises the step that generates above-mentioned modular circuit picture library, and this step comprises:
Electronic product is split into a plurality of modules;
Select one of them module;
Draw the circuit diagram of this module;
Obtain all components and parts on this module;
Utilize the realistic model of all components and parts on this module that the circuit diagram of above-mentioned drafting is made simulation analysis;
Draw the circuit diagram of being drawn in result and do not optimized under the situation in space, this circuit diagram is stored according to simulation analysis; And
Return the step of above-mentioned one of them module of selection, all be stored until the circuit diagram of all modules, thereby generate a modular circuit picture library.
3. design of electronic products method as claimed in claim 2 is characterized in that, described module is for realizing the module of the minimum of certain function separately.
4. design of electronic products method as claimed in claim 2 is characterized in that, does not have under the realistic model situation at the some components and parts on some modules, and this method also comprises:
Set up the realistic model of these components and parts;
Utilize the realistic model of being set up to simulate the circuit diagram of these components and parts;
Judge whether the circuit diagram that simulates is identical with the preferred circuit figure of these components and parts;
As if inequality, then return the step of the realistic model of setting up these components and parts; And
As if identical, then store the realistic model of these components and parts.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009103079692A CN102033972A (en) | 2009-09-29 | 2009-09-29 | Method for designing electronic product |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009103079692A CN102033972A (en) | 2009-09-29 | 2009-09-29 | Method for designing electronic product |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102033972A true CN102033972A (en) | 2011-04-27 |
Family
ID=43886862
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009103079692A Pending CN102033972A (en) | 2009-09-29 | 2009-09-29 | Method for designing electronic product |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102033972A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110083973A (en) * | 2019-05-13 | 2019-08-02 | 北京洪泰智造信息技术有限公司 | Hardware circuit automatic generation method, system and intelligent terminal based on big data |
-
2009
- 2009-09-29 CN CN2009103079692A patent/CN102033972A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110083973A (en) * | 2019-05-13 | 2019-08-02 | 北京洪泰智造信息技术有限公司 | Hardware circuit automatic generation method, system and intelligent terminal based on big data |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Kass et al. | wallace 2: a shiny app for modeling species niches and distributions redesigned to facilitate expansion via module contributions | |
| CN101216846B (en) | Emulated data visualized and cooperated sharing method | |
| Zeileis | Implementing a class of structural change tests: An econometric computing approach | |
| Park et al. | Plant model generation for PLC simulation | |
| US8694302B1 (en) | Solving a hierarchical circuit network using a Barycenter compact model | |
| CN110610052B (en) | PCB automatic wiring system and method | |
| Svoboda et al. | A framework for integrated design of algorithmic architectural forms | |
| CN104598697A (en) | Construction method of product simulation three-dimensional model | |
| Chen | Conceptual design synthesis based on series-parallel functional unit structure | |
| Fontana et al. | A new simulation program for analog circuits using symbolic analysis techniques | |
| Liao et al. | Extension innovation design of product family based on Kano requirement model | |
| CN114140047A (en) | System bill of material generation method, system, storage medium and equipment | |
| Fard et al. | Coupling weap and leap models using interaction modeling | |
| CN102024067A (en) | Method for transplanting analog circuit process | |
| Li et al. | iEDA: An Open-source infrastructure of EDA | |
| CN103440391B (en) | Semiconductor process corner scanning and simulating method based on numerical value selection function | |
| CN102033972A (en) | Method for designing electronic product | |
| CN106980518A (en) | The method that technological design files in batch is checked | |
| Gómez et al. | A knowledge based application for industrialization design | |
| CN100527138C (en) | Simulating example producing method and device for integrated circuit element | |
| CN113822002A (en) | Data processing method and device, computer equipment and storage medium | |
| Sinthong et al. | Exploratory Data Analysis with Database-backed Dataframes: A Case Study on Airbnb Data | |
| Ma | Application of Building Information Model (BIM) in the Design of Marine Architectural Structures | |
| Nagel et al. | Why SPICE is just as good and just as bad for IC design as it was 40 years ago | |
| Ding et al. | Improving the efficiency of monte carlo power estimation [vlsi] |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| EE01 | Entry into force of recordation of patent licensing contract |
Assignee: Hongfutai precision electronics (Yantai) Co., Ltd. Assignor: Hung Fujin Precision Industry (Shenzhen) Co., Ltd.|Hon Hai Precision Industry Co Contract record no.: 2010990000394 Denomination of invention: Method for designing electronic product License type: Exclusive License Open date: 20110427 Record date: 20100618 |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C12 | Rejection of a patent application after its publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20110427 |