CN102013420B - Semiconductor encapsulating structure and encapsulating method thereof - Google Patents

Semiconductor encapsulating structure and encapsulating method thereof Download PDF

Info

Publication number
CN102013420B
CN102013420B CN2009101619395A CN200910161939A CN102013420B CN 102013420 B CN102013420 B CN 102013420B CN 2009101619395 A CN2009101619395 A CN 2009101619395A CN 200910161939 A CN200910161939 A CN 200910161939A CN 102013420 B CN102013420 B CN 102013420B
Authority
CN
China
Prior art keywords
bonding wire
finger
wafer
connection pad
bearing part
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009101619395A
Other languages
Chinese (zh)
Other versions
CN102013420A (en
Inventor
林圣惟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Priority to CN2009101619395A priority Critical patent/CN102013420B/en
Publication of CN102013420A publication Critical patent/CN102013420A/en
Application granted granted Critical
Publication of CN102013420B publication Critical patent/CN102013420B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
    • H01L24/78—Apparatus for connecting with wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321—Disposition
    • H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144—Gold (Au) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001—Core members of the connector
    • H01L2224/45099—Material
    • H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147—Copper (Cu) as principal constituent
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73201—Location after the connecting process on the same surface
    • H01L2224/73215—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78—Apparatus for connecting with wire connectors
    • H01L2224/7825—Means for applying energy, e.g. heating means
    • H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301—Capillary
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85181—Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512—Aligning
    • H01L2224/85148—Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169—Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518—Translational movements
    • H01L2224/85186—Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92—Specific sequence of method steps
    • H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222—Sequential connecting processes
    • H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01074—Tungsten [W]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10162—Shape being a cuboid with a square active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

The invention relates to a semiconductor encapsulating structure and an encapsulating method thereof. The semiconductor encapsulating structure comprises a wafer, a bearing piece, welding lines and sealing glue, wherein the wafer comprises a gasket, the bearing piece comprises fingers and has an upper surface and a lower surface which are opposite to each other, the upper surface bears the wafer, the welding lines extend to the gasket from the fingers and are used for electrically connecting the wafer to the bearing piece, the projection of the welding lines on the upper surface of the bearing piece is a projection part which forms a preset included angle between the tangential direction at the fingers and a straight line penetrating through the fingers and the gasket, and the sealing glue wraps the wafer and the welding lines and covers the bearing piece. The semiconductor encapsulating structure and the encapsulating method avoid short circuit between the welding lines.

Description

Semiconductor packaging structure and method for packing thereof
Technical field
The present invention relates to a kind of method for packaging semiconductor, relate more specifically to a kind of welding wire joint structure of semiconductor packaging structure, wherein can not cause line short between bonding wire and the bonding wire.
Background technology
With reference to figure 1, in the semiconductor packaging structure processing procedure, the technology of wire bonds method is applied to the electric connection between the finger 34 (finger) of connection pad (pad) 32 and substrate 12 of wafer 10 with bonding wire 20 widely.Line connection process mainly is to be main with gold thread, but copper cash has advantage cheaply.
Referring to figs. 2 to Fig. 6, shown existing forward wire bonds (forward wire bonding) processing procedure.With reference to figure 2, the capillary 18 of wire bonder 16 provides bonding wire 20.A line end 23 of said bonding wire 20 is engaged in the connection pad 32 of wafer, to form first solder joint (first bond) 21.With reference to figure 3, said capillary 18 is risen to predetermined altitude.With reference to figure 4, said capillary 18 forms arc with said bonding wire 20.The length of required bonding wire 20 is seen off by said wire bonder 16 automatically.With reference to figure 5, another line end 25 of said bonding wire 20 is engaged in the finger 34 of substrate, to form second solder joint (second bond) 26.With reference to figure 6, other part 20 ' of said bonding wire 20 is separated with second solder joint 26, thereby form existing welding wire joint structure.
To Figure 11, shown existing reverse wire bonds (reverse wire bonding) processing procedure with reference to figure 7.With reference to figure 7, the capillary 18 of wire bonder 16 provides bonding wire 20.A line end of said bonding wire 20 is engaged in the finger 34 of substrate, to form first solder joint 21.With reference to figure 8, said capillary 18 is risen to predetermined altitude.With reference to figure 9, said capillary 18 forms arc with said bonding wire 20.The length of required bonding wire 20 is seen off by said wire bonder 16 automatically.With reference to Figure 10, another line end 25 of said bonding wire 20 is engaged in the connection pad 32 of wafer, to form second solder joint 26.With reference to the 11st figure, other part 20 ' of said bonding wire 20 is separated with second solder joint 26, thereby form existing welding wire joint structure.
With reference to Figure 12, shown the floor map of existing welding wire joint structure forward or backwards.With reference to Figure 13; No matter be existing forward welding wire joint structure or reverse welding wire joint structure; When the formation processing procedure of follow-up sealing 38, closely arrange in regular turn if said bonding wire 20 is many, and said bonding wire 20 is a straight line in the projection section of said substrate 12; Then may be because of sealing mould stream 50 52 problems of breasting the tape (wire sweep problem), and then cause line short (short circuit).
Therefore, the welding wire joint structure that a kind of semiconductor packaging structure need be provided is arranged, can solve aforesaid problem.
Summary of the invention
In order to address the above problem, the invention provides a kind of semiconductor packaging structure and method for packing thereof.
The present invention provides a kind of semiconductor packaging structure, and this semiconductor packaging structure comprises wafer, bearing part, bonding wire and sealing.Said wafer comprises connection pad.Said bearing part comprises finger, and has upper surface and lower surface, and said lower surface is relative with said upper surface, and wherein said upper surface carries said wafer.Said bonding wire extends to said connection pad by said finger; Be used for said wafer is electrically connected to said bearing part; Wherein said bonding wire is projected as projection section what the upper surface of said bearing part formed, and said projection section is in the tangential direction at said finger place and pass between the straight line of said finger and said connection pad and have predetermined angle.Said wafer of said sealant covers and said bonding wire, and cover said bearing part.
The present invention also provides a kind of method for packaging semiconductor; This method for packaging semiconductor comprises the following steps: on bearing part, to be provided with wafer; Wherein said wafer comprises first connection pad, and said bearing part comprise first the finger, said bearing part has upper surface and lower surface; Said lower surface is relative with said upper surface, and said upper surface carries said wafer; Through capillary first bonding wire is provided, said first bonding wire comprises first line end and second line end; First line end of said first bonding wire is engaged in said first finger, to form first solder joint; Said capillary is moved to said first connection pad by said first finger; Thereby make said first bonding wire extend to said first connection pad by said first finger; Wherein said first bonding wire is projected as projection section what the upper surface of said bearing part formed; Said projection section is in the tangential direction at the said first finger place and pass between the straight line of said first finger and said first connection pad and have predetermined angle, and wherein said predetermined angle is between 5 degree are spent with 60; Second line end of said bonding wire is engaged in said first connection pad, to form second solder joint; And the formation sealing, be used to coat said wafer and said first bonding wire and cover said bearing part, make said sealing, said wafer and said bearing part form semiconductor packaging structure.
Bonding wire of the present invention is opposite with the direction of advance that said sealing mould flows at the bending direction of the projection section that the upper surface of said bearing part forms; The margin of safety of the back of breasting the tape can be provided; Even the problem of breasting the tape still can not cause line short between said bonding wire and the bonding wire.In addition, the bending direction of the projection section of bonding wire of the present invention is opposite with the bending direction of said projection section, can increase the spacing between the said bonding wire, even the problem of breasting the tape still can not cause line short between said bonding wire and the bonding wire.In addition, the bending direction of the projection section of bonding wire of the present invention can be identical with the bending direction of said projection section, thereby can linear projection's part rewiring of prior art be become the curve projection part.
For let state on the present invention with other purpose, characteristic and advantage can be more obvious, hereinafter elaborates conjunction with figs. as follows.
Description of drawings
Fig. 1 is the generalized section of the welding wire joint structure of prior art;
Fig. 2 to Fig. 6 is the generalized section of the forward wire bonds processing procedure of prior art;
Fig. 7 to Figure 11 is the generalized section of the reverse bonding wire connection process of prior art;
Figure 12 is the floor map of the welding wire joint structure of prior art;
Figure 13 is the floor map of the welding wire joint structure of prior art, has shown that sealing is formed;
Figure 14 is the generalized section of the semiconductor packaging structure of one embodiment of the present invention;
Figure 15 is the floor map of the semiconductor packaging structure of said execution mode of the present invention;
Figure 16 is the amplification floor map of bonding wire of the semiconductor packaging structure of said execution mode of the present invention;
Figure 17 is the generalized section of the method for packaging semiconductor of another embodiment of the invention;
Figure 18 is the generalized section of the method for packaging semiconductor of another execution mode of the present invention;
Figure 19 to Figure 25 is the section and the floor map of the method for packaging semiconductor of one embodiment of the present invention.
The primary clustering symbol description
10 wafers, 12 substrates
16 wire bonders, 18 capillaries
20 bonding wires, 20 ' other part
21 first solder joints
23 line ends, 25 line ends
26 second solder joints, 32 connection pads
34 fingers, 50 sealing moulds stream
52 100 semiconductor packaging structures of breasting the tape
100 ' semiconductor packaging structure
100 " semiconductor packaging structure 102 wire bonders
110 wafers, 110 ' wafer
112 bearing part 112a substrates
112a ' substrate 112b follows closely frame
113 upper surfaces, 114 lower surfaces
115 active surfaces, 116 back sides
117 run through opening 118 capillaries
120 bonding wire 120a bonding wires
120b bonding wire 121 first solder joints
123 line ends, 125 line ends
126 second solder joints, 132 connection pads
132a connection pad 132b connection pad
134 ' finger 134 " the pin connection pad
134a finger 134b finger
138 sealing 140a projection section
140b projection section 142a straight line
142b straight line 144 tangential directions
150 sealing moulds flow 156 electrical contacts
160 moulds, 162 hand-holes
164 taps
Embodiment
With reference to Figure 14, shown the semiconductor packaging structure 100 of one embodiment of the present invention.Said semiconductor packaging structure 100 comprises wafer 110, bearing part 112, bonding wire 120a and sealing 138.Said wafer 110 comprises connection pad (pad) 132a.Said bearing part 112 comprises finger (finger) 134a (for example aluminium finger or copper finger), and has upper surface 113 and lower surface 114, and said lower surface 114 is relative with said upper surface 113.Said upper surface 113 carries said wafer 110, and said finger 134a is positioned on the said upper surface 113.In this execution mode, said wafer 110 have active surface 115 and with these active surface 115 opposing backside surface 116, said connection pad 132a is positioned on the said active surface 115.The said back side 116 is positioned on the upper surface 113 of said bearing part 112.Said sealing 138 coats said wafer 110 and said bonding wire 120a, and covers said bearing part 112.
With reference to Figure 15, said bonding wire 120a extends to said connection pad 132a by said finger 134a, is used for said wafer 110 is electrically connected to said bearing part 112.Said bonding wire 120a is projected as projection section 140a what the upper surface of said bearing part 112 113 formed.Straight line 142a is the straight line that passes said finger 134a and said connection pad 132a.With reference to Figure 16, said projection section 140a has predetermined angle theta between the tangential direction 144 at said finger 134a place and said straight line 142a 1Said predetermined angle theta 1 is greater than 0 degree.Preferably, said predetermined angle theta 1 is between about 5 degree and about 60 degree.The profile of said projection section 140a is a J-shaped, and causes through moving capillary.
Said wafer 110 also comprises at least one connection pad 132b, and this connection pad 132b is adjacent to said connection pad 132a.Said bearing part 112 also comprises at least one finger 134b, and this finger 134b is adjacent to said finger 134b.Said semiconductor packaging structure 100 also comprises at least one bonding wire 120b, and said bonding wire 120b extends to said connection pad 132b by said finger 134b, also is used for said wafer 110 is electrically connected to said bearing part 112.Said bonding wire 120b is projected as projection section 140b what the upper surface of said bearing part 112 113 formed.Straight line 142b is the straight line that passes said finger 134b and said connection pad 132b.Said projection section 140b also has predetermined angle between the tangential direction at said finger 134b place and said straight line 142b.Said predetermined angle is greater than 0 degree.Preferably, said predetermined angle is also between about 5 degree and about 60 degree.
In this execution mode, the bending direction of said projection section 140a is opposite with the bending direction of said projection section 140b, thereby increases the spacing (pitch) between more said bonding wire 120a, the 120b.In another embodiment, the bending direction of said projection section 140b can be identical with the bending direction of said projection section 140b, thereby can linear projection's part rewiring of prior art be become the curve projection part.
With reference to Figure 14, in this execution mode, said bearing part 112 is substrate 112a again.The line end of said bonding wire 120a is electrically connected at the connection pad 132a of said wafer 110, and another line end of said bonding wire 120a is electrically connected at the finger 134a of said substrate 112a.The connection pad 132a of said wafer 110 is electrically connected at the circuit (figure does not show) of said wafer.Said substrate 112a comprises outside electrical contact 156, and this outside electrical contact 156 is positioned on the said lower surface 114.
With reference to Figure 17; In another embodiment; Welding wire joint structure of the present invention can be applicable to the groove packaging structure of (cavity down) type downwards, W type ball lattice array packaging structure (WBGApackage) for example, another kind of semiconductor packaging structure 100 ' just of the present invention.Said semiconductor packaging structure 100 ' is similar to said semiconductor packaging structure 100 substantially, and both main difference is that the active surface 115 of said wafer 110 ' is positioned on the upper surface 113 of said bearing part 112 (for example substrate 112a ').Said substrate 112a ' comprises and runs through opening 117 that this runs through opening 117 and extends to said lower surface 114 by said upper surface 113.Said bonding wire 120 passes the said opening 117 that runs through; A line end of said bonding wire 120 is electrically connected at the connection pad 132 of said wafer 110 '; Another line end of said bonding wire 120 is electrically connected at the finger 134 ' of said substrate 112a ', and said finger 134 ' is positioned on the said lower surface 114.The connection pad 132 of said wafer 110 ' is electrically connected at the circuit (figure does not show) of said wafer.Said substrate 112a ' comprises outside electrical contact 156, and this outside electrical contact 156 is positioned on the said lower surface 114.
With reference to Figure 18, in another execution mode, welding wire joint structure of the present invention can be applicable to have the packaging structure of nail frame, another semiconductor packaging structure 100 just of the present invention ".Said semiconductor packaging structure 100 " be similar to said semiconductor packaging structure 100 substantially, both main difference is that said bearing part 112 for nail frame (leadframe) 112b, wherein uses said pin connection pad 134 " the said finger 134 of replacement.Said pin connection pad 134 " be arranged on the said nail frame 112b.Said pin connection pad 134 " electrically connect with said bonding wire 120.
Referring to figures 19 through Figure 25, shown the method for packaging semiconductor of a kind of embodiment of the present invention.With reference to Figure 19; Wafer 110 is set on bearing part 112; Wherein said wafer 110 have active surface 115 and with these active surface 115 opposing backside surface 116, said wafer 110 comprises connection pad 132 (for example aluminium connection pad or copper connection pad), said connection pad 132 is positioned on the said active surface 115; Said bearing part 112 have upper surface 113 and with these upper surface 113 opposing lower surface 114; Said bearing part 112 comprises finger 134 (for example aluminium finger or copper finger), and said finger 134 is positioned on the said upper surface 113, and the back side 116 of said wafer 110 is positioned on the upper surface 113 of said bearing part.
With reference to Figure 20, in this execution mode, the capillary 118 of wire bonder 102 provides at least one bonding wire 120a.Then, the line end 123 of said bonding wire 120a is engaged in finger 134a, to form first solder joint 121.With reference to Figure 21, said capillary 118 is moved to said connection pad 132a by said finger 134a, that is to say that said capillary 118 forms arc with said bonding wire 120a, thereby make said bonding wire 120a extend to said connection pad 132a by said finger 134a.The length of required bonding wire 120a is seen off by said wire bonder 102 automatically.Said bonding wire 120a is projected as projection section 140a what the upper surface of said bearing part 112 113 formed; Straight line 142a is the straight line that passes said finger 134a and said connection pad 132a; Said projection section 140a has predetermined angle between the tangential direction 144 at said finger 134a place and said straight line 142a, shown in figure 16.With reference to Figure 22, another line end 125 of said bonding wire 120a is bonded on the said connection pad 132a, forming second solder joint 126, thereby accomplish reverse bonding wire connection process of the present invention, and form welding wire joint structure of the present invention.In addition; Can't bear the impulsive force of wire bonds for fear of the connection pad 132a of said wafer 110; Can be on said connection pad 132a pre-configured globular part (figure does not show), the line end 125 with said bonding wire 132a joins the globular part that is positioned on the said connection pad 132a to then.
With reference to Figure 23, many bonding wire 120a, 120b are engaged between said wafer 110 and the said bearing part 112, wherein these bonding wires 120a, 120b arrange in regular turn, and said bonding wire 120a is positioned at the outermost of many bonding wire 120b.When the formation processing procedure of follow-up sealing, said bonding wire 120a can receive the bigger impact of sealing mould stream.
With reference to Figure 24, form sealing 138, be used to coat said wafer 110 and said bonding wire 120a, 120b, and cover said bearing part 112, make said sealing 138, said wafer 110 and said bearing part 112 form semiconductor packaging structures 100, shown in figure 16.The formation of said sealing 138 comprises the following steps: to provide mould 160, and this mould 160 has hand-hole 162 and tap 164.Sealing 138 is got into and is left by said tap 164 by said hand-hole 162, to form sealing mould stream 150.Remove said mould 160, and solidify said sealing 138.In this execution mode, said hand-hole 162 is positioned at the side of said mould 160, and therefore said sealing 138 is by the side encapsulating of said mould 160.In another embodiment, said hand-hole 162 is positioned at the top of said mould 160, and therefore said sealing 138 also can be by the top encapsulating of said mould 160.
With reference to Figure 25, because said bonding wire 120a is positioned at the outermost of more said bonding wire 120b, therefore said bonding wire 120a can receive the bigger impact of sealing mould stream 150.Bonding wire 120a of the present invention is opposite in the direction of advance of the bending direction of the projection section 140a of the upper surface 113 of said bearing part 112 and said sealing mould stream 150; Margin of safety after breasting the tape can be provided; Even the problem of breasting the tape still can not cause line short between said bonding wire 120a and the bonding wire 120b.In addition; The bending direction of the projection section 140a of bonding wire 120a of the present invention is opposite with the bending direction of said projection section 140b; The problem of breasting the tape can increase the spacing between said bonding wire 120a, the 120b, even still can not cause line short between said bonding wire 120a and the bonding wire 120b.In addition, the bending direction of the projection section 140b of bonding wire 120b of the present invention can be identical with the bending direction of said projection section 140b, thereby can linear projection's part rewiring of prior art be become the curve projection part.
Though the present invention discloses with aforementioned embodiments, these execution modes are not to be used to limit the present invention, and person skilled under any the present invention is not breaking away from the spirit and scope of the present invention, when doing various changes and modification.Therefore protection scope of the present invention should be looked the scope that accompanying Claim defines and is as the criterion.

Claims (10)

1. semiconductor packaging structure, this semiconductor packaging structure comprises:
Wafer, this wafer comprise first connection pad and at least one second connection pad;
Bearing part, this bearing part comprise first finger, at least one second finger, and have upper surface and lower surface, and said second finger is adjacent to said first finger, and said lower surface is relative with said upper surface, and wherein said upper surface carries said wafer;
First bonding wire; This first bonding wire extends to said first connection pad by said first finger; Be used for said wafer is electrically connected to said bearing part; Wherein said first bonding wire is projected as first projection section what the upper surface of said bearing part formed; First straight line is to pass said first finger and the straight line of said first connection pad, and said first projection section has the first predetermined angle between the tangential direction at the said first finger place and said first straight line, the wherein said first predetermined angle between 5 spend and 60 spend between;
At least one the second bonding wires; This second bonding wire extends to said second connection pad by said second finger; Said second bonding wire is projected as second projection section what the upper surface of said bearing part formed; Second straight line is the straight line that passes said second finger and said second connection pad; Said second projection section has the second predetermined angle between the tangential direction at said second finger place and said second straight line, the bending direction of the bending direction of wherein said first projection section and said second projection section is opposite; And
Sealing, the said wafer of this sealant covers and first bonding wire also cover said bearing part.
2. semiconductor packaging structure according to claim 1; Wherein said bonding wire comprises first line end and second line end, and said first line end is engaged in said first finger, to form the first solder joint part; And said second line end is engaged in said first connection pad, to form the second solder joint part.
3. semiconductor packaging structure according to claim 1, the wherein said second predetermined angle is between 5 degree and 60 degree.
4. semiconductor packaging structure according to claim 1, wherein said first projection section is a J-shaped.
5. semiconductor packaging structure according to claim 1, wherein said wafer have active surface and with this active surface opposing backside surface, said first connection pad is positioned on the said active surface.
6. method for packaging semiconductor, this method for packaging semiconductor comprises the following steps:
Wafer is set on bearing part, and wherein said wafer comprises first connection pad, and said bearing part comprise first the finger, said bearing part has upper surface and lower surface, said lower surface is relative with said upper surface, said upper surface carries said wafer;
Through capillary first bonding wire is provided, said first bonding wire comprises first line end and second line end;
First line end of said first bonding wire is engaged in said first finger, to form first solder joint;
Said capillary is moved to said first connection pad by said first finger; Thereby make said first bonding wire extend to said first connection pad by said first finger; Wherein said first bonding wire forms projection section at the upper surface of said bearing part; Said projection section is in the tangential direction at the said first finger place and pass between the straight line of said first finger and said first connection pad and have predetermined angle, and wherein said predetermined angle is between 5 degree are spent with 60;
Second line end of said bonding wire is engaged in said first connection pad, to form second solder joint; And
Form sealing, be used to coat said wafer and said first bonding wire and cover said bearing part, make said sealing, said wafer and said bearing part form semiconductor packaging structure.
7. method for packaging semiconductor according to claim 6, wherein before the step that forms said sealing, said method for packaging semiconductor also comprises the following steps:
Between said wafer and said bearing part, wherein said first bonding wire and second bonding wire are arranged in regular turn with many second wire bonds, and said first bonding wire is positioned at the outermost of said many second bonding wires.
8. method for packaging semiconductor according to claim 6, the formation of wherein said sealing comprises the following steps:
Mould is provided, and this mould has hand-hole and tap;
Sealing is left, to form sealing mould stream by said hand-hole entering and by said tap; And
Remove said mould and solidify said sealing.
9. method for packaging semiconductor according to claim 8, the direction of advance of the bending direction of wherein said projection section and said sealing mould stream is opposite.
10. method for packaging semiconductor according to claim 6, wherein said first bonding wire is a J-shaped in the projection section of the upper surface of said bearing part.
CN2009101619395A 2009-09-07 2009-09-07 Semiconductor encapsulating structure and encapsulating method thereof Active CN102013420B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2009101619395A CN102013420B (en) 2009-09-07 2009-09-07 Semiconductor encapsulating structure and encapsulating method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009101619395A CN102013420B (en) 2009-09-07 2009-09-07 Semiconductor encapsulating structure and encapsulating method thereof

Publications (2)

Publication Number Publication Date
CN102013420A CN102013420A (en) 2011-04-13
CN102013420B true CN102013420B (en) 2012-11-07

Family

ID=43843529

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009101619395A Active CN102013420B (en) 2009-09-07 2009-09-07 Semiconductor encapsulating structure and encapsulating method thereof

Country Status (1)

Country Link
CN (1) CN102013420B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI726427B (en) * 2019-09-27 2021-05-01 友達光電股份有限公司 Device substrate

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252305B1 (en) * 2000-02-29 2001-06-26 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252305B1 (en) * 2000-02-29 2001-06-26 Advanced Semiconductor Engineering, Inc. Multichip module having a stacked chip arrangement

Also Published As

Publication number Publication date
CN102013420A (en) 2011-04-13

Similar Documents

Publication Publication Date Title
JP4686248B2 (en) Optical semiconductor device and optical semiconductor device manufacturing method
US20100007009A1 (en) Semiconductor package and method for processing and bonding a wire
JP2004056138A (en) Method of bonding lead frames in package assembly, manufacture of chip laminated package, and chip laminated package
JPH06105721B2 (en) Semiconductor device
JP2009032906A (en) Semiconductor device package
JP2007184385A (en) Semiconductor device, and method of manufacturing same
JP2005223331A (en) Lead frame, semiconductor chip package using the same, and manufacturing method of the semiconductor chip package
US8288858B2 (en) Semiconductor device
US9230937B2 (en) Semiconductor device and a manufacturing method thereof
US11417625B2 (en) Semiconductor device having an electrical connection between semiconductor chips established by wire bonding, and method for manufacturing the same
CN101800206B (en) Semiconductor package and method of packaging the same
CN102013420B (en) Semiconductor encapsulating structure and encapsulating method thereof
JP3371867B2 (en) Semiconductor device
US20080286959A1 (en) Downhill Wire Bonding for QFN L - Lead
JP2007150144A (en) Semiconductor device and its manufacturing method
US20070215993A1 (en) Chip Package Structure
JP2007214238A (en) Semiconductor device and its manufacturing method
JP2007053130A (en) Connection structure and connection method
JP4185665B2 (en) Wafer level package
JP4972968B2 (en) Semiconductor device and manufacturing method thereof
US20080136027A1 (en) Method of bonding wire of semiconductor package
JP4361828B2 (en) Resin-sealed semiconductor device
US20090020872A1 (en) Wire bonding method and semiconductor device
JP4688443B2 (en) Manufacturing method of semiconductor device
US8618664B2 (en) Semiconductor package and method for packaging the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant