CN101996143A - Electronic device reset circuit and electronic device reset method - Google Patents
Electronic device reset circuit and electronic device reset method Download PDFInfo
- Publication number
- CN101996143A CN101996143A CN2009101710420A CN200910171042A CN101996143A CN 101996143 A CN101996143 A CN 101996143A CN 2009101710420 A CN2009101710420 A CN 2009101710420A CN 200910171042 A CN200910171042 A CN 200910171042A CN 101996143 A CN101996143 A CN 101996143A
- Authority
- CN
- China
- Prior art keywords
- reset
- coupled
- reset signal
- resistance
- flash memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Read Only Memory (AREA)
- Electronic Switches (AREA)
Abstract
The invention discloses an electronic device reset circuit and an electronic device reset method. The reset circuit comprises a reset switch, a reset signal generation unit, a delay unit and a processing unit; and when a user presses down the reset switch, the reset signal generation unit generates a first reset signal to inform the processing unit, while the delay unit delays the first reset signal to generate a second reset signal so as to carry out system reset, and the processing unit finishes or ends up the write procedure of a flash memory within the delay time set by the delay unit so as to avoid data loss.
Description
Technical field
The invention relates to a kind of reset circuit, and particularly relevant for a kind of reset circuit of avoiding the flash data in the electronic installation to run off.
Background technology
General computing machine all is provided with reset switch or replacement button, is used for carrying out the replacement of system, and when computer down or when making a mistake, the user can press reset switch starts shooting again to recover normal condition system.
Yet the flash memory in the system must write in the block mode usually, so when flash memory write data, if the user presses reset switch, the data that writing at present can run off because system resets.For addressing the above problem, have the mode of employing to have following several at present: (1) with in the reset signal import system, and then controls time of replacement by system, and this mode is directly to utilize the software of system itself to write, system judges whether the replacement button has action, and carries out user's demand.Utilize software control can reach user's demand easily, if but system has originally worked as machine, and then can cause the replacement button also and then to lose efficacy.(2) increase the replacement poster and on machine or instructions, inform the user, reset the issuable risk in back to evade related responsibility, instructing the user must carry out data backup often simultaneously handles, though the responsibility that this mode can avoid responsibility to run off, but can cause user's use burden, responsibility is married again the user.
(3) when when carrying out data read, by system's anergy replacement button, this mode need add the effect that some circuit are reached the replacement anergy, system is so long as not write the fashionable machine of working as in data, can allow the user reset freely,, lose efficacy but still have an opportunity to cause to reset so reduce the chance that to reset when machine because of system greatly, and anergy also is to inform the user when resetting, and it is invalid avoid the user to think resetting.(4) but use the programmed logic integrated circuit to reach this purpose, but price is higher, and needs the labor intensive exploitation again, circuit neither pure hardware design.(5) not in comprehending, whether as the product of design low order or do not have significant data and can preserve comparatively, not comprehended data has and loses, and such way price is the most cheap, but the user understands relatively poor to product and label impression.
Summary of the invention
The invention provides a kind of reset circuit, reset again after reset signal can being postponed a period of time, and utilize time of this delay to finish the data access program of flash memory, avoid the problem of resetting and causing data to run off because of system.
Hold above-mentionedly, the present invention proposes a kind of reset circuit, is suitable for an electronic installation, and above-mentioned electronic installation has a flash memory, and above-mentioned reset circuit comprises a reset switch, a reset signal generation unit, a delay cell, a processing unit.Wherein, reset switch is in order to the above-mentioned electronic installation of resetting; The reset signal generation unit is coupled to reset switch, produces first reset signal when reset switch enables.Delay cell is coupled to the reset signal generation unit, in order to postpone first reset signal, one Preset Time to produce one second reset signal.Processing unit couples between reset signal generation unit, delay cell and the flash memory.When first reset signal enabled, processing unit detected flash memory according to first reset signal and whether is carrying out write-in program.If flash memory carrying out write-in program, then processing unit is finished in Preset Time or the write-in program of the flash memory that terminates, and carries out system according to second reset signal then and resets.
In an embodiment of the present invention, above-mentioned replacement letter signal generation unit comprises a voltage source, one first electric capacity, one first resistance, one first NPN transistor, a PMOS transistor, one the 3rd resistance and one second electric capacity.Voltage source is coupled to first end of above-mentioned reset switch; First electric capacity is coupled between one second end and an earth terminal of above-mentioned reset switch; First resistance is coupled between above-mentioned second end and one second resistance of above-mentioned reset switch, and the other end of above-mentioned second resistance is coupled to above-mentioned earth terminal.The base stage of first NPN transistor is coupled to the shared node of above-mentioned first resistance and above-mentioned second resistance, and the emitter of above-mentioned first NPN transistor is coupled to above-mentioned earth terminal; The transistorized grid of above-mentioned PMOS couples the collector of above-mentioned first NPN transistor, and above-mentioned PMOS transistor drain is coupled to above-mentioned voltage source, and the transistorized source electrode of above-mentioned PMOS is exported above-mentioned first reset signal; The 3rd resistance is coupled between above-mentioned voltage source and the transistorized grid of above-mentioned PMOS; Second electric capacity is coupled between transistorized source electrode of above-mentioned PMOS and the above-mentioned earth terminal.
In an embodiment of the present invention, above-mentioned delay cell comprises one the 4th resistance, a replacement integrated circuit, one the 5th resistance and one the 6th resistance.The 4th resistance and one the 3rd capacitances in series are coupled between above-mentioned first reset signal and the earth terminal; One input end of above-mentioned replacement integrated circuit is coupled to above-mentioned first reset signal, one output terminal of above-mentioned replacement integrated circuit is coupled to the shared node of above-mentioned the 4th resistance and above-mentioned the 3rd electric capacity, and above-mentioned replacement integrated circuit is in order to postpone above-mentioned first reset signal and above-mentioned first reset signal after the above-mentioned output terminal output delay of above-mentioned replacement integrated circuit.The 5th resistance is coupled between the base stage of the shared node of above-mentioned the 4th resistance and above-mentioned the 3rd electric capacity and one second NPN transistor, and the emitter of above-mentioned second NPN transistor is coupled to above-mentioned earth terminal; The 6th resistance is coupled between the collector of above-mentioned voltage source and above-mentioned second NPN transistor, and the collector of wherein above-mentioned second NPN transistor is exported above-mentioned second reset signal.
Wherein above-mentioned delay cell more comprises one the 4th electric capacity and one the 5th electric capacity.The 4th electric capacity and the 5th electric capacity coupled in parallel are in above-mentioned delay cell, and above-mentioned replacement integrated circuit determines the length of above-mentioned Preset Time according to the capacitance of the 4th electric capacity and above-mentioned the 5th electric capacity.
In an embodiment of the present invention, above-mentioned electronic installation is computing machine, notebook or mobile phone, and above-mentioned flash memory is Sheffer stroke gate flash memory (NAND flash).
From another perspective, the present invention proposes a kind of remapping method of electronic installation in addition, and above-mentioned electronic installation has a flash memory and a reset switch, and remapping method comprises the following steps: at first, produces one first reset signal when reset switch enables; Then, postpone first reset signal to produce one second reset signal; Detect above-mentioned flash memory according to above-mentioned first reset signal and whether carrying out write-in program; If above-mentioned flash memory carrying out write-in program, then finish or the write-in program of the above-mentioned flash memory that terminates via a processing unit; Next, finish or the write-in program of the above-mentioned flash memory that terminates after, carry out system according to above-mentioned second reset signal and reset.
Based on above-mentioned, the present invention utilizes and postpones the mode of action of resetting, and allows system finish the data write activity of flash memory earlier before resetting, and then carries out system and reset.By this, avoid the problem that data run off taking place because of system's replacement.
For above-mentioned feature and advantage of the present invention can be become apparent, embodiment cited below particularly, and conjunction with figs. is described in detail below.
Description of drawings
Fig. 1 is the reset circuit calcspar according to first embodiment of the invention.
Fig. 2 is the hardware circuit diagram according to the reset circuit of first embodiment of the invention.
Fig. 3 is the signal waveforms according to first embodiment of the invention.
Fig. 4 is the remapping method process flow diagram according to the electronic installation of second embodiment of the invention.
Embodiment
Elaborate embodiments of the invention below with reference to the accompanying drawings, accompanying drawing is for example understood example embodiment of the present invention, wherein same the or similar element of same numeral indication.
First embodiment
Please refer to Fig. 1, Fig. 1 is the reset circuit calcspar according to first embodiment of the invention, reset circuit 100 comprises reset switch 110, reset signal generation unit 120, delay cell 130 and processing unit 140, reset signal generation unit 120 is coupled between reset switch 110 and the delay cell 130, and processing unit 140 is coupled between delay cell 130 and the flash memory 150.Reset circuit 100 can be arranged in the electronic installation, and is used for electronic installation is carried out system's replacement.
Because delay cell 130 can postpone just enable the second reset signal RET2 behind the first reset signal RET1, one Preset Time, so processing unit 140 can finish the write-in program of flash memory 150 in this Preset Time, avoids the data loss.Processing unit 140 can increase operating frequency with the acceleration write-in program, or the write-in program of termination flash memory 150 runs off to avoid data.In the present embodiment, the mode of finishing flash memory 150 write-in programs is not limited, mainly be that reset circuit 100 can postpone reset signal RET1 earlier, allow processing unit 140 finish the write-in program of flash memory 150 if having time, and then carry out the replacement of system according to the second reset signal RET2.In other words, processing unit 140 is to carry out system according to the second reset signal RET2 to reset, and carries out the data processing of flash memory 150 according to the first reset signal RET1.What is called is finished or the write-in program of the flash memory 150 that terminates represents that system can suspend present write-in program earlier and write down the present data that write.Then, when finishing to reset, system writes the action of data when also activating again more again.
In the prior art, after the user pressed the replacement button, system just can carry out system at once to be reset, the notifier processes of can't going ahead of the rest unit 140 and set aside some time and allow system carry out data processing.Therefore, compared to the present invention, the present invention has the data losing issue that improvement is reset and produced because of system in the prior art.
Next, further specify the thin portion circuit diagram of reset signal generation unit 120 and delay cell 130, please refer to Fig. 2, Fig. 2 is the hardware circuit diagram according to the reset circuit of first embodiment of the invention.Replacement button (Reset botton) on for example general computer housing of reset switch 110, when the user pressed the replacement button, reset switch 110 can conducting.
Reset signal generation unit 120 comprises first capacitor C 1, second capacitor C 2, first resistance R 1, second resistance R 2 and the 3rd resistance R 3, PMOS transistor (P channel metal oxide semiconductortransistor, be called for short PMOS) M1 and NPN transistor (NPN bipolar junction transistor is called for short BJT)) Q1.First end of reset switch 110 is coupled to voltage source V DD, and first capacitor C 1 is coupled between second end and earth terminal GND of reset switch 110.First resistance R 1 is coupled between second end and second resistance R 2 of reset switch 110, and the other end of second resistance R 2 is coupled to earth terminal GND.The base stage of the first NPN transistor Q1 is coupled to the shared node of first resistance R 1 and second resistance R 2, and the emitter of the first NPN transistor Q1 is coupled to earth terminal GND.The grid of PMOS transistor M1 couples the collector of the first NPN transistor Q1, and the source electrode of PMOS transistor M1 is coupled to voltage source V DD, and the first reset signal RET1 is then exported in drain electrode.The 3rd resistance R 3 is coupled between the grid of voltage source V DD and PMOS transistor M1.Second capacitor C 2 is coupled between the drain electrode and earth terminal GND of PMOS transistor M1.
When reset switch 100 enables because of the user presses, capacitor C 1 can begin charging, the first NPN transistor Q1 conducting thereupon then, make PMOS transistor M1 conducting then, this moment, the drain electrode of PMOS transistor M1 can be exported the first reset signal RET1 of noble potential to represent that the user presses reset switch 100.
The 5th resistance R 5 is coupled between the base stage of the shared node of the 4th resistance R 4 and the 3rd capacitor C 3 and the second NPN transistor Q2, and the emitter of the second NPN transistor Q2 is coupled to earth terminal GND.The 5th resistance R 5 is coupled between the collector of the voltage source V DD and the second NPN transistor Q2, and wherein the collector of the second NPN transistor Q2 is exported the second reset signal RET2.
Replacement integrated circuit U1 can utilize ready-made delay chip to realize, main function is to postpone the first reset signal RET1, then via the first reset signal RET1 after its output terminal VOUT output delay.Can be determined by capacitor C 4, C5 (being coupled to the pin TC of replacement integrated circuit U1) time delay of replacement integrated circuit U1, different chips has different time delay of circuit and peripheral cell set-up mode, Fig. 2 only is one embodiment of the invention, does not add at this and gives unnecessary details.Replacement integrated circuit U1 is after the first reset signal RET1 enables, and its output terminal VOUT is with the conducting second NPN transistor Q2 in the time of can postponing to enable behind the Preset Time again.The output voltage that collector produced of the second NPN transistor Q2 is the second reset signal RET2, the second reset signal RET2 can be an electronegative potential because of the second NPN transistor Q2 conducting transition, and transition is a noble potential when the first reset signal RET1 reduces to electronegative potential then.When the first reset signal RET1 reduces to electronegative potential, the replacement integrated circuit U1 power supply of can losing the job, its output terminal VOUT can reduce to electronegative potential and the second NPN transistor Q2 is ended.
Next, further specify the change in voltage of each circuit node among above-mentioned Fig. 2, please refer to Fig. 3, Fig. 3 is the signal waveforms according to first embodiment of the invention.When the user presses reset switch 110, reset switch 110 can conductings, the bias voltage VC1 of the capacitor C 1 of winning is drawn high be noble potential, after the user decontrols, bias voltage VC1 can discharge because of first capacitor C 1 and descend, wherein during D1 time of pressing reset switch 110 for the user.In time T 1, the first NPN transistor Q1 can be because of bias voltage VC1 rising conducting, its collector voltage VQ1 can descend because of conducting, the one PMOS transistor M1 then can be because of the collector voltage VQ1 decline conducting of the first NPN transistor Q1, at this moment, the first reset signal RET1 enables, i.e. transition is a noble potential.Replacement integrated circuit U1 makes the first reset signal RET1 postpone to enable behind the Preset Time D2 voltage of its output terminal VOUT, and when the first reset signal RET1 transition is electronegative potential, the voltage of its output terminal VOUT also thereupon transition be electronegative potential.This is because replacement integrated circuit U1 is caused as operating voltage with the first reset signal RET1.
The output terminal VOUT voltage meeting conducting second NPN transistor Q2 of replacement integrated circuit U1, make the second reset signal RET2 along with the output terminal VOUT voltage of replacement integrated circuit U1 rises and rises, and along with the output terminal VOUT voltage of replacement integrated circuit U1 descends and descends.The time D 3 that enables of the second reset signal RET2 is the time that main system is reset.As shown in Figure 3, when the user presses reset switch 110, the first reset signal RET1 can enable (noble potential) thereupon and press reset switch 110 to inform processing unit 140 users, after postponing a Preset Time D2 then, the second reset signal RET2 just can enable (electronegative potential) thereupon makes system begin to reset.Processing unit 140 can be finished in Preset Time D2 or the write-in program of the present ongoing flash memory 150 that terminates runs off to avoid data.
Second embodiment
The explanation of comprehensive the foregoing description, the present invention can summarize a kind of remapping method of electronic installation, please refer to Fig. 1 and Fig. 4, and Fig. 4 is the remapping method process flow diagram according to the electronic installation of second embodiment of the invention.Wherein electronic installation has a flash memory 150 and a reset switch 110, remapping method comprises the following steps: at first, when reset switch 110 enables, produce the first reset signal RET1 (step S410), postpone the first reset signal RET1 then to produce one second reset signal RET2 (step S420).Next, detect flash memory 150 according to the first reset signal RET1 and whether carrying out write-in program (step S430),, then finish or the write-in program (step S440) of the flash memory 150 that terminates via processing unit 140 if flash memory 150 is carrying out write-in program.Then, finish or the write-in program of the flash memory 150 that terminates after, carry out system according to the second reset signal RET2 and reset.Wherein, if flash memory 150 is not carrying out write-in program, processing unit 140 can just carry out system equally and reset when the second reset signal RET2 enables.All the other details of operations of this remapping method please refer to the explanation of above-mentioned first embodiment, do not add tired stating at this
Comprehensively above-mentioned, the present invention utilizes pure hardware circuit design replacement integrated circuit, and the system that exports to again after reset signal is postponed is resetting, and apprizing system is prepared to reset in advance.System can finish the write-in program of flash memory in advance in the timing period of reset signal, avoid the problem that reset switch causes data to run off of pressing because of user's burst type.
Though the present invention discloses as above with embodiment; right its is not in order to limit the present invention; have in the technical field under any and know the knowledgeable usually; without departing from the spirit and scope of the present invention; when doing a little change and retouching, so protection scope of the present invention is worked as with being as the criterion that claim was defined.
Claims (13)
1. a reset circuit is suitable for an electronic installation, and this electronic installation has a flash memory, and this reset circuit comprises;
One reset switch is in order to this electronic installation of resetting;
One reset signal generation unit is coupled to this reset switch, produces one first reset signal when this reset switch enables;
One delay cell is coupled to this reset signal generation unit, in order to postpone this first reset signal, one Preset Time to produce one second reset signal; And
One processing unit, couple between this reset signal generation unit, this delay cell and this flash memory, wherein when this first reset signal enables, this processing unit detects this flash memory according to this first reset signal and whether is carrying out write-in program, if this flash memory is carrying out write-in program, then this processing unit is finished in this Preset Time or the write-in program of this flash memory that terminates, and carries out system according to this second reset signal then and resets.
2. reset circuit as claimed in claim 1 is characterized in that, this reset signal generation unit comprises:
One voltage source is coupled to one first end of this reset switch;
One first electric capacity is coupled between one second end and an earth terminal of this reset switch;
One first resistance is coupled between this second end and one second resistance of this reset switch, and the other end of this second resistance is coupled to this earth terminal;
One first NPN transistor, the base stage of this first NPN transistor are coupled to the shared node of this first resistance and this second resistance, and the emitter of this first NPN transistor is coupled to this earth terminal;
One PMOS transistor, the transistorized grid of this PMOS couples the collector of this first NPN transistor, and the transistorized source electrode of this PMOS is coupled to this voltage source, and this PMOS transistor drain is exported this first reset signal;
One the 3rd resistance is coupled between this voltage source and the transistorized grid of this PMOS; And
One second electric capacity is coupled between this PMOS transistor drain and this earth terminal.
3. reset circuit as claimed in claim 1 is characterized in that, this delay cell comprises:
One the 4th resistance, the 4th resistance and one the 3rd capacitances in series are coupled between this first reset signal and the earth terminal;
One replacement integrated circuit, one input end of this replacement integrated circuit is coupled to this first reset signal, one output terminal of this replacement integrated circuit is coupled to the shared node of the 4th resistance and the 3rd electric capacity, and this replacement integrated circuit is in order to postpone this first reset signal and this first reset signal after this output terminal output delay of this replacement integrated circuit;
One the 5th resistance is coupled between the base stage of the shared node of the 4th resistance and the 3rd electric capacity and one second NPN transistor, and the emitter of this second NPN transistor is coupled to this earth terminal; And
One the 6th resistance is coupled between the collector of this voltage source and this second NPN transistor, and wherein the collector of this second NPN transistor is exported this second reset signal.
4. reset circuit as claimed in claim 3 is characterized in that, this delay cell more comprises:
One the 4th electric capacity is coupled to this replacement integrated circuit; And
One the 5th electric capacity, the 5th electric capacity is in parallel with the 4th electric capacity;
Wherein, this replacement integrated circuit determines the length of this Preset Time according to the capacitance of the 4th electric capacity and the 5th electric capacity.
5. reset circuit as claimed in claim 1 is characterized in that, this electronic installation is computing machine, notebook or mobile phone.
6. reset circuit as claimed in claim 1 is characterized in that, this flash memory is the Sheffer stroke gate flash memory.
7. reset circuit as claimed in claim 1 is characterized in that, this processing unit is a central processing unit.
8. a reset circuit is suitable for an electronic installation, and this electronic installation has a flash memory, and this reset circuit comprises;
One reset switch is in order to this electronic installation of resetting;
One reset signal generation unit is coupled to this reset switch, produces one first reset signal when this reset switch enables;
One delay cell is coupled to this reset signal generation unit, in order to postpone this first reset signal to produce one second reset signal; And
One processing unit, couple between this reset signal generation unit, this delay cell and this flash memory, wherein when this first reset signal enables, this processing unit detects this flash memory according to this first reset signal and whether is carrying out write-in program, if this flash memory is carrying out write-in program, then this processing unit is finished in this Preset Time or the write-in program of this flash memory that terminates, and carries out system according to this second reset signal then and resets;
Wherein, this replacement letter signal generation unit comprises:
One voltage source is coupled to one first end of this reset switch;
One first electric capacity is coupled between one second end and an earth terminal of this reset switch;
One first resistance is coupled between this second end and one second resistance of this reset switch, and the other end of this second resistance is coupled to this earth terminal;
One first NPN transistor, the base stage of this first NPN transistor are coupled to the shared node of this first resistance and this second resistance, and the emitter of this first NPN transistor is coupled to this earth terminal;
One PMOS transistor, the transistorized grid of this PMOS couples the collector of this NPN transistor, and the transistorized source electrode of this PMOS is coupled to this voltage source, and this PMOS transistor drain is exported this first reset signal;
One the 3rd resistance is coupled between this voltage source and the transistorized grid of this PMOS; And
One second electric capacity is coupled between this PMOS transistor drain and this earth terminal;
Wherein, this delay cell comprises:
One the 4th resistance, the 4th resistance and one the 3rd capacitances in series are coupled between this first reset signal and this earth terminal;
One replacement integrated circuit, one input end of this replacement integrated circuit is coupled to this first reset signal, one output terminal of this replacement integrated circuit is coupled to the shared node of the 4th resistance and the 3rd electric capacity, and this replacement integrated circuit is in order to postpone this first reset signal;
One the 5th resistance is coupled between the base stage of the shared node of the 4th resistance and the 3rd electric capacity and one second NPN transistor, and the emitter of this second NPN transistor is coupled to this earth terminal; And
One the 6th resistance is coupled between the collector of this voltage source and this second NPN transistor, and wherein the collector of this second NPN transistor is exported this second reset signal.
9. reset circuit as claimed in claim 8 is characterized in that, this electronic installation is computing machine, notebook or mobile phone.
10. reset circuit as claimed in claim 8 is characterized in that, this flash memory is the Sheffer stroke gate flash memory.
11. reset circuit as claimed in claim 8 is characterized in that, this processing unit is a central processing unit.
12. reset circuit as claimed in claim 8 is characterized in that, this delay cell more comprises:
One the 4th electric capacity is coupled to this replacement integrated circuit; And
One the 5th electric capacity, the 5th electric capacity is in parallel with the 4th electric capacity;
Wherein, this replacement integrated circuit determines the length of this Preset Time according to the capacitance of the 4th electric capacity and the 5th electric capacity.
13. the remapping method of an electronic installation, this electronic installation have a flash memory and a reset switch, remapping method comprises:
When enabling, this reset switch produces one first reset signal;
Postpone this first reset signal to produce one second reset signal;
Detect this flash memory according to this first reset signal and whether carrying out write-in program;
If this flash memory carrying out write-in program, handle via one then that Dan Yuan finishes or the write-in program of this flash memory that terminates; And
Finish or the write-in program of this flash memory that terminates after, carry out system according to this second reset signal and reset.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910171042 CN101996143B (en) | 2009-08-26 | 2009-08-26 | Electronic device reset circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910171042 CN101996143B (en) | 2009-08-26 | 2009-08-26 | Electronic device reset circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101996143A true CN101996143A (en) | 2011-03-30 |
| CN101996143B CN101996143B (en) | 2012-12-26 |
Family
ID=43786318
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910171042 Expired - Fee Related CN101996143B (en) | 2009-08-26 | 2009-08-26 | Electronic device reset circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101996143B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108054912A (en) * | 2017-12-28 | 2018-05-18 | 深圳市华星光电半导体显示技术有限公司 | PMIC start sequence circuits and PMIC start time sequence determination methods |
| CN109658963A (en) * | 2017-10-11 | 2019-04-19 | 华邦电子股份有限公司 | The operating method of resistance-type memory storage device |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3998452B2 (en) * | 2001-10-19 | 2007-10-24 | 三洋電機株式会社 | Nonvolatile memory control circuit |
| KR20030062070A (en) * | 2002-01-16 | 2003-07-23 | 한국전자통신연구원 | Apparatus and method for controlling an access of a flash memory |
| CN1881135A (en) * | 2005-06-17 | 2006-12-20 | 鸿富锦精密工业（深圳）有限公司 | External reset switch and rest circuit |
-
2009
- 2009-08-26 CN CN 200910171042 patent/CN101996143B/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109658963A (en) * | 2017-10-11 | 2019-04-19 | 华邦电子股份有限公司 | The operating method of resistance-type memory storage device |
| CN109658963B (en) * | 2017-10-11 | 2020-11-17 | 华邦电子股份有限公司 | Operation method of resistive memory storage device |
| CN108054912A (en) * | 2017-12-28 | 2018-05-18 | 深圳市华星光电半导体显示技术有限公司 | PMIC start sequence circuits and PMIC start time sequence determination methods |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101996143B (en) | 2012-12-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9727111B2 (en) | Control device for current switching and electronic device | |
| CN100353322C (en) | Multifunction computer power button and method for controlling computer power switch | |
| US20130173833A1 (en) | Switch apparatus switching between basic input output system chip and diagnostic card | |
| CN100377037C (en) | Memory voltage signal generation circuit | |
| MX2014009068A (en) | Electronic book file processing method, terminal, and electronic device. | |
| CN103576816B (en) | Switching on and shutting down control circuit | |
| CN105068664A (en) | Interactive system and interaction control method | |
| CN111966626B (en) | Server starting device and method based on ESPI bus | |
| CN101957802B (en) | USB device with driving program | |
| CN104270505A (en) | Mobile terminal and mobile terminal startup method | |
| CN101996143B (en) | Electronic device reset circuit | |
| CN201503569U (en) | South bridge chip power supply circuit | |
| US20100153622A1 (en) | Data Access Controller and Data Accessing Method | |
| CN104169854A (en) | An icon arranging method and a terminal | |
| US20170300171A1 (en) | Capacitance detection method and device based on capacitive touch controller chip | |
| CN206270863U (en) | Cmos data remove device and computer | |
| CN103092300A (en) | Internal storage power supply control circuit | |
| CN101359298A (en) | Method for removing internal memory with BIOS and computer system thereof | |
| US8954717B2 (en) | System capable of booting through a universal serial bus device and method thereof | |
| CN102200822A (en) | Starting-up circuit compatible with ATX (Advanced Technology Extended) power supply and AT (Advanced Technology) power supply and computer | |
| CN111124957B (en) | USB channel switching device | |
| CN112306213B (en) | Display card mode switching method and device based on terminal, storage medium and terminal | |
| CN104063030A (en) | Starting circuit | |
| TWI421688B (en) | Reset circuit of electronic device | |
| JP2004164530A (en) | Battery condition reading method by operation system of portable computer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121226 Termination date: 20160826 |