CN101995905A - Computer - Google Patents
Computer Download PDFInfo
- Publication number
- CN101995905A CN101995905A CN2009101633941A CN200910163394A CN101995905A CN 101995905 A CN101995905 A CN 101995905A CN 2009101633941 A CN2009101633941 A CN 2009101633941A CN 200910163394 A CN200910163394 A CN 200910163394A CN 101995905 A CN101995905 A CN 101995905A
- Authority
- CN
- China
- Prior art keywords
- power supply
- internal memory
- computing machine
- supply unit
- battery power
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention discloses a computer, which comprises a central processing unit, a chip set, a power supply system, a memory unit and a control module. The chip set is coupled with the central processing unit. The power supply system comprises a system power supply and at least one battery power-supply unit. The system power supply is used for supplying power to the computer. The memory unit is coupled with the chip set and comprises at least one first memory and at least one second memory. The control module comprises a management chip and a switching circuit. The management chip is coupled with the chip set. The switching circuit is coupled with the system power supply and the battery power-supply unit. In the invention, the management chip controls the switching circuit to select the system power supply or the battery power-supply unit to supply power to the second memory.
Description
Technical field
The invention relates to a kind of computing machine, and particularly control the computing machine of internal memory function of supplying power relevant for a kind of tool.
Background technology
Random access memory is the internal memory with the direct swap data of CPU.Random access memory can be read and write at any time, and speed is very fast, usually as operating system or other just at the ephemeral data storing media of executory program.
Along with the price of random access memory is more and more low, and make the random access memory disk that more and more popular trend be arranged.So-called random access memory disk is as the term suggests invent a disc driver with random access memory exactly.Wherein, random access memory has the general fast characteristic of conventional hard of transfer rate.Thereby make the message transmission rate of random access memory disk far surpass conventional hard.Thus, by the ultrafast message transmission rate of random access memory, the efficient carried out of accelerated procedure greatly.Therefore, if deposit operating system file in the random access memory disk loading in when start, will be more than fast from traditional hard disk load operation system file, thereby can shorten the required time of start greatly.
Yet random access memory is after outage, and the data of depositing thereon also can disappear thereupon.Therefore, be subject to above-mentioned characteristic, the stored data of random access memory disk also can disappear along with outage.So in most of the cases, the user only can be stored on the random access memory disk not needing the file (as temporary disk) of permanent storage.In other words, the data that can not disappear along with outage (as operating system file) are just can not be stored in the random access memory disk.
Summary of the invention
Therefore, a purpose of the present invention is that a kind of computing machine is being provided, and is divided into two kinds in order to the internal memory with the aforementioned calculation machine, by system power supply and battery power supply unit, to the partial memory continued power of computing machine.Especially, when in this partial memory, preserving information such as comprising operating system file, can reach system performance faster.
According to one embodiment of the invention, a kind of computing machine comprises a CPU (central processing unit), a chipset, an electric power system, an internal storage location and a control module.Chipset couples CPU (central processing unit).Electric power system comprises a system power supply and at least one battery power supply unit.System power supply is powered to computing machine.Internal storage location coupling chip group.Internal storage location comprises at least one first internal memory and at least one second internal memory.Control module comprises that a managing chip and switches circuit.Managing chip coupling chip group.Commutation circuit coupling system power supply and battery power supply unit.Wherein, managing chip control commutation circuit is powered to second internal memory with one of them of selective system power supply and battery power supply unit.
Use the present invention and have following advantage.The data that can avoid being stored in the part internal memory are lost because of outage.Therefore, can be on internal memory with the data storing that can not disappear along with outage, thereby the above-mentioned data of access fast.In addition, when storage operating system is on internal memory, will be more than fast from traditional hard disk load operation system file, thereby can significantly shorten time of load operation system, and then accelerate starting up speed.
Description of drawings
For above and other objects of the present invention, feature, advantage and embodiment can be become apparent, appended the description of the drawings is as follows:
Fig. 1 is the functional block diagram according to a kind of computing machine of an embodiment of the present invention.
[primary clustering symbol description]
100: computing machine 140: internal storage location
110: 141: the first internal memories of CPU (central processing unit)
120: 142: the second internal memories of chipset
121: north bridge 150: control module
122: south bridge 151: managing chip
130: electric power system 152: monitoring modular
131: system power supply 153: commutation circuit
132: battery power supply unit 160: Basic Input or Output System (BIOS)
Embodiment
Please refer to Fig. 1, it illustrates the functional block diagram according to a kind of computing machine of an embodiment of the present invention.Dividing this calculator memory is two kinds, by system power supply and battery power supply unit, to the partial memory continued power of computing machine.Thus, when in this partial memory, preserving information such as comprising operating system file, can reach system performance faster.
One of chipset 120 north bridge 121 couples CPU (central processing unit) 110.Electric power system 130 comprises a system power supply 131 and at least one battery power supply unit 132.Wherein, system power supply 131 is in order to power to computing machine 100.Internal storage location 140 coupling chip groups 120.Internal storage location 140 comprises at least one first internal memory 141 and at least one second internal memory 142.Control module 150 comprises that a managing chip 151 and that couples mutually switches circuit 153.Managing chip 151 coupling chip groups 120.Commutation circuit 153 coupling system power supplys 131 and battery power supply unit 132.
Managing chip 151 controls signal to commutation circuit 153 by exporting one, with control commutation circuit 153 selective system power supplys 131 and battery power supply unit 132 one of them, powers to second internal memory 142.Wherein, when computing machine 100 operations, second internal memory 142 is by system power supply 131 power supplies.When computing machine 100 shutdown or system power supply 131 cut-outs, commutation circuit 153 switches to battery power supply unit 132, makes 142 power supplies of 132 pairs second internal memories of battery power supply unit whereby.Thus, just can pass through system power supply 131 and battery power supply unit 132, continue 142 power supplies of second internal memory, and make the data that are stored in second internal memory 142 can not lose because of outage.Therefore, when second internal memory, 142 storages, one operating system, can pass through internal storage location 140 access speed faster, significantly shorten the time of load operation system, and then make computing machine 100 have starting up speed faster.Wherein, operating system can be Microsft Windows operating system (MicrosoftWindows), Linux, Unix or other operating system.
In addition, when powering in the system of computing machine 100, first internal memory 141 and second internal memory 142 of Basic Input or Output System (BIOS) 160 identification internal storage locations 140, and only first internal memory 141 is carried out initialization.Thus, the data that can avoid being stored in second internal memory 142 are lost when initialization.
In addition, managing chip 151 can comprise a monitoring modular 152, stores situation in order to the electric weight that continues to monitor battery power supply unit 132.Wherein, when powering in the system of computing machine 100, monitoring modular 152 is controlled discharging and recharging of battery power supply units 132, so that battery power supply unit 132 keeps sufficient electric weight.Thus, can avoid battery power supply unit 132 electric weight under-reserves, and can't provide enough electric weight to second internal memory 142.Thereby the data that can avoid being stored in second internal memory 142 are lost because of outage.
By the invention described above embodiment as can be known, use the present invention and have following advantage.Sustainable to the power supply of the partial memory in the computing machine, thereby can avoid the data on the above-mentioned internal memory to lose because of outage.Therefore, can be on the random access memory disk with the data storing that can not disappear along with outage.Thus, can pass through internal memory high-speed data transmission speed, the data that access fast is stored.In addition, when operating system is stored on the internal memory, will be more than fast from traditional hard disk load operation system file, thereby time of load operation system can significantly shorten start the time, and then accelerate opening computer speed.
Though the present invention discloses as above with embodiment; right its is not in order to qualification the present invention, any person skilled in the art, without departing from the spirit and scope of the present invention; when can being used for a variety of modifications and variations, so protection scope of the present invention is as the criterion when looking the scope that claims define.
Claims (9)
1. a computing machine is characterized in that, comprises:
One CPU (central processing unit);
One chipset couples this CPU (central processing unit);
One electric power system comprises:
One system power supply is powered to this computing machine; And
At least one battery power supply unit;
One internal storage location couples this chipset, comprising:
At least one first internal memory; And
At least one second internal memory; And
One control module comprises:
One managing chip couples this chipset; And
One switches circuit, couples this system power supply and this battery power supply unit, and wherein this managing chip is controlled this commutation circuit, powers to this second internal memory with one of them that select this system power supply and this battery power supply unit.
2. computing machine according to claim 1 is characterized in that, this chipset comprises:
One north bridge couples this CPU (central processing unit).
3. computing machine according to claim 2 is characterized in that, this chipset further comprises:
One south bridge couples this north bridge.
4. computing machine according to claim 3 is characterized in that, also comprises:
One Basic Input or Output System (BIOS) couples this south bridge; This Basic Input or Output System (BIOS) provides one the interface is set, and the attribute for the user is provided with the polylith internal memory of this internal storage location is this first internal memory or this second internal memory.
5. computing machine according to claim 4 is characterized in that, this Basic Input or Output System (BIOS) is discerned this first internal memory and this second internal memory of this internal storage location when system powers on, and only this first internal memory is carried out initialization.
6. computing machine according to claim 1, it is characterized in that, when this computer run, this second internal memory is powered by system power supply, and when this computer shutdown or system power supply cut-out, this commutation circuit switches to this battery power supply unit, makes this battery power supply unit to this second internal memory power supply whereby.
7. computing machine according to claim 1 is characterized in that, this managing chip couples this commutation circuit and exports one and controls signal to this commutation circuit, controls the power supply of this system power supply or this battery power supply unit.
8. computing machine according to claim 1 is characterized in that, this managing chip comprises:
One monitoring modular, the electric weight that continues to monitor this battery power supply unit stores situation, and controls discharging and recharging of this battery power supply unit when powering in system, so that this battery power supply unit keeps sufficient electric weight.
9. computing machine according to claim 1 is characterized in that, this second memory, one operating system.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101633941A CN101995905A (en) | 2009-08-17 | 2009-08-17 | Computer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101633941A CN101995905A (en) | 2009-08-17 | 2009-08-17 | Computer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101995905A true CN101995905A (en) | 2011-03-30 |
Family
ID=43786162
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101633941A Pending CN101995905A (en) | 2009-08-17 | 2009-08-17 | Computer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101995905A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103167255A (en) * | 2011-12-14 | 2013-06-19 | 青岛海尔电子有限公司 | Method and system for achieving quick start of smart TV |
| CN103281498A (en) * | 2013-05-28 | 2013-09-04 | 深圳创维－Rgb电子有限公司 | Rapid power-on control system and television |
| WO2021168622A1 (en) * | 2020-02-24 | 2021-09-02 | 华为技术有限公司 | Memory, chip, and method for storing repair information of memory |
-
2009
- 2009-08-17 CN CN2009101633941A patent/CN101995905A/en active Pending
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103167255A (en) * | 2011-12-14 | 2013-06-19 | 青岛海尔电子有限公司 | Method and system for achieving quick start of smart TV |
| CN103167255B (en) * | 2011-12-14 | 2016-04-13 | 青岛海尔电子有限公司 | A kind of method and system realizing quick start of smart TV |
| CN103281498A (en) * | 2013-05-28 | 2013-09-04 | 深圳创维－Rgb电子有限公司 | Rapid power-on control system and television |
| CN103281498B (en) * | 2013-05-28 | 2016-07-06 | 深圳创维－Rgb电子有限公司 | Rapid power-on control system and television set |
| WO2021168622A1 (en) * | 2020-02-24 | 2021-09-02 | 华为技术有限公司 | Memory, chip, and method for storing repair information of memory |
| EP4095694A4 (en) * | 2020-02-24 | 2022-12-14 | Huawei Technologies Co., Ltd. | Memory, chip, and method for storing repair information of memory |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101416137B (en) | Power-optimized frame synchronization for multiple USB controllers with non-uniform frame rates | |
| CN102662903B (en) | A kind of method realizing PCIE device hot plug by CPLD or FPGA | |
| CN101286086B (en) | Hard disk power down protection method, device and hard disk, and hard disk power down protection system | |
| US8327173B2 (en) | Integrated circuit device core power down independent of peripheral device operation | |
| CN103744803B (en) | A kind of power supply module and storage system | |
| GB2437102A (en) | Volatile storage device and serial mixed storage system | |
| US20060140069A1 (en) | Disk array apparatus and power backup method for the same | |
| CN104731725A (en) | Data storage device and data processing system including the same | |
| CN102308274B (en) | Method, network card and hard disk card of accessing power-off hard disk | |
| US20130304963A1 (en) | Memory managing device and method and electronic apparatus | |
| CN110488673A (en) | A kind of data processing module and data processing method of low-power consumption mode | |
| CN103389963A (en) | Embedded system controller | |
| CN102662804A (en) | Power-down-prevention irreversible self-destroying method for solid state disk | |
| CN201828901U (en) | Card with memory function | |
| CN101714023B (en) | Method, device and system for reducing power consumption of internal memory | |
| CN201716716U (en) | Back up system of basic input and output system read-only memory (ROM) | |
| CN102402704B (en) | Compound multifunctional IC card reader-writer | |
| CN101710252A (en) | Power supply method and power supply device of storage system | |
| CN101995905A (en) | Computer | |
| CN104571942A (en) | Data storage system and method analyzing non-signal | |
| CN108228109A (en) | Protection data method, device and the computer storage media of a kind of electronic equipment | |
| CN201425723Y (en) | Switch of dual hard disk power lines | |
| US9535472B1 (en) | Redundant power backplane for NAS storage device | |
| CN102681650A (en) | Power supply control energy-saving method and corresponding storage system thereof | |
| CN101739115A (en) | Simplified type host computer and method for wakening same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20110330 |