US8327173B2 - Integrated circuit device core power down independent of peripheral device operation - Google Patents

Integrated circuit device core power down independent of peripheral device operation Download PDF

Info

Publication number
US8327173B2
US8327173B2 US12/002,711 US271107A US8327173B2 US 8327173 B2 US8327173 B2 US 8327173B2 US 271107 A US271107 A US 271107A US 8327173 B2 US8327173 B2 US 8327173B2
Authority
US
United States
Prior art keywords
sleep mode
output pin
input
input output
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/002,711
Other versions
US20090153211A1 (en
Inventor
Neil Hendin
Zahid Najam
Stephane Le Provost
Brian Smith
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nvidia Corp
Original Assignee
Nvidia Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nvidia Corp filed Critical Nvidia Corp
Priority to US12/002,711 priority Critical patent/US8327173B2/en
Assigned to NVIDIA CORPORATION reassignment NVIDIA CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: NAJAM, ZAHID, LE PROVOST, STEPHANE, HENDIN, NEIL, SMITH, BRIAN
Publication of US20090153211A1 publication Critical patent/US20090153211A1/en
Application granted granted Critical
Publication of US8327173B2 publication Critical patent/US8327173B2/en
Application status is Active legal-status Critical
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/22Means for limiting or controlling the pin/gate ratio
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of power-saving mode
    • GPHYSICS
    • G06COMPUTING; CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 – G06F13/00 and G06F21/00
    • G06F1/26Power supply means, e.g. regulation thereof
    • G06F1/32Means for saving power
    • G06F1/3203Power management, i.e. event-based initiation of power-saving mode
    • G06F1/3234Power saving characterised by the action undertaken
    • G06F1/3287Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing
    • Y02D10/10Reducing energy consumption at the single machine level, e.g. processors, personal computers, peripherals or power supply
    • Y02D10/17Power management
    • Y02D10/171Selective power distribution
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THIR OWN ENERGY USE
    • Y02D50/00Techniques for reducing energy consumption in wire-line communication networks
    • Y02D50/20Techniques for reducing energy consumption in wire-line communication networks using subset functionality

Abstract

In an integrated circuit device, a circuit for maintaining asserted values on an input output pin of the device when a functional block of the device is placed in a sleep mode. The circuit includes an interface for coupling a functional block of a processor to an input and output pin and an output storage element coupled to the interface for storing a current value of the input output pin. The circuit further includes a sleep mode enable for controlling the output storage element to store the current value of the input output pin prior to the functional block being entering a sleep mode and cause the current value of the input output pin to remain asserted after the functional block is in sleep mode. The sleep mode enable is also to deactivate the storage element when the sleep mode is exited.

Description

FIELD OF THE INVENTION

The present invention is generally related to digital computer systems.

BACKGROUND OF THE INVENTION

One of the important features of integrated circuits deigned for portable applications is their ability to efficiently utilize the limited capacity of the battery power source. Typical applications include cellular telephones and personal digital assistants (PDAs), which might have a Lithium ion battery or two AAA alkaline batteries as the power source. Users have come to expect as much as three to four weeks of standby operation using these devices. Standby operation refers to the situation where the cellular phone, handheld device, etc. is powered on but not being actively used (e.g., actively involved in a call). Generally, is estimated that that the integrated circuits providing the functionality of the device is only performing useful work approximately 2% of the time while the device is in standby mode.

Removing the power supply from selected circuits of a device during standby is a technique employed by designers for battery powered applications. The technique is generally applied only to circuit blocks outside of the central processing unit (CPU). A primary reason for not applying this technique to CPUs, has been the difficulty in being able to retain the current processor state information necessary to continue execution after coming out of the standby mode. One solution for this limitation involves saving the current processor state information to external storage mechanisms (e.g., such as flash memory, a hard disk drive, etc.). In such a case there is the overhead required in transferring the state to and from the external storage mechanism. Even if the battery powered device had a hard disk drive, and many don't, the time consuming state transfer would not meet the real time response requirements of the application when the device needs to wake up to respond to a new event.

Other issues are presented when the functionality of a device is implemented by a system-on-a-chip (SOC) integrated circuit. For example, when the core of a system-on-a-chip CPU is temporarily powered down (e.g., deep sleep mode), some of the outputs that connect to assorted peripherals (e.g. LCD display, SPI interface, SDIO, Hard-disk, etc.) should be held in an idle state to avoid having to reprogram the peripheral or lose existing context in the peripheral. This causes a problem since some peripherals need particular values to be set at their inputs (which are connected to the outputs of the SOC) to hold a safely inactive state. For example, if a device is connected to a SOC that is clocked on the falling edge of a clock signal, and the SOC is powered down with that signal as a logic 1, but the power down state is a logic 0 (e.g., ground), it will cause a spurious clock on that signal.

This problem is further exacerbated by the heavy use of pin-muxing or sharing, in which a single pin can have multiple functions in different designs by different customers. In one design a pin may be set to act as part of an SPI interface that wants to be held low when in sleep mode, while the same pin in another design, perhaps by a different customer may be used as a UART pin which would need to be held high when the CPU is put to deep sleep mode. While pin-muxing provides a way to put more features in each chip and allows the chip to be more suitable for a wide range of designs, it precludes knowing exactly at IC design time what each pin will be used for. A more flexible method of configuring the power down states is needed.

One solution to this problem would be to have a software defined register for each pin that drives the pin to any one of the allowed number of states, such as: Input, output 0, output 1, output Hi-Z, open drain, etc. This is a workable solution, but has a problem that since normally the signals that control these functions come from the core of the CPU, they will not be present when the core is powered down in deep sleep mode. To overcome this, a second set of registers on the SOC will have to be in the special power domain.

The special power domain is configured to always have power on (AO), even in the deep sleep mode. The special power domain allows the state information of these IO pads to be preserved. However the big problem is that it requires multiple signals from the portion of the chip that is in the special power domain to each pad, this can cause traces to be required. For example, with 300 signal pads and 3 wires per pad, as many as 900 traces have to be routed on the integrated circuit die, which is a large number at the top level of an integrated circuit die layout. These pad control signals must also be powered by the AO rail, which complicates the distribution of this AO rail or the routing of these pad control signals. Standard interrupt mechanism from the peripheral should result in an answer from the processor whatever is it's current state (e.g., active or standby). The benefits of a low power strategy cannot be fully realized if this mechanism is not transparent to the external environment.

Thus, what is needed is a solution for powering down a CPU for reduced standby power consumption while retaining the integrity of the operating state. What is further needed is a solution for powering down the CPU without imposing burdensome trace routing requirements on the integrated circuit die layout.

SUMMARY OF THE INVENTION

Embodiments of the present invention provides a method and system for powering down an integrated circuit device for reduced standby power consumption while retaining the integrity of the operating state. Embodiments of the present invention further provide a solution for powering down the integrated circuit device without imposing burdensome trace watering requirements on the integrated circuit die layout.

In one embodiment, the present invention is implemented as a circuit for maintaining asserted values on an input output pin (e.g., pad, etc.) of an integrated circuit device when one or more functional blocks of the device are placed in a sleep mode. The circuit includes an interface for coupling a functional block of a processor to an input and output pin and an output storage element coupled to the interface for storing a current value (e.g., logical one, logical zero, etc.) of the input output pin. The circuit further includes a sleep mode enable for controlling the output storage element to store the current value of the input output pin. The current value (e.g., as generated by the functional block) is stored prior to the functional block entering a sleep mode. The output storage element causes the current value of the input output pin to remain asserted after the functional block is in sleep mode. The sleep mode enable is also configured to deactivate the storage element when the sleep mode is exited, thereby allowing the input output pin to resume being driven by the awakened functional block. In one embodiment, the deactivation is performed independently among the different functional blocks. The integrated circuit device can be a CPU (central processor unit), a system-on-a-chip, and embedded computer system, or the like. The input output pin can be coupled to a peripheral device (e.g., display screen, USB interface, etc.) for providing functionality to a user.

In this manner, the signal state of the input output pins can be maintained as one or more functional blocks of the integrated circuit device are powered down. Upon exit from sleep mode (e.g., wake up), the input output pins can resume being driven by the one or more functional blocks. Additionally, this capability is provided without requiring the routing of multiple signals from a special power domain to the input output pin, which greatly reduces signal trace routing requirements. For example, embodiments of the present invention enabled a wake-up when one of a designated set of inputs transitions state. This allows the integrated circuit device to use the same pins that are used to recognize events during normal operation as wake pins to transition the device out of deep sleep.

In one embodiment, different voltage rails are provided to accommodate the different peripheral voltages. For example, a camera can work at one voltage while a WiFi chipset within the camera is working at another voltage. Waking-up from the standard signal of a peripheral (e.g., such as an interrupt) avoids creating additional pads just for this function, which would require a specific voltage choice and voltage translators on the board. So some few selected pads are used as a generic input in the processor active mode but as a wake-up in the processor standby mode, thus at the correct voltage.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements.

FIG. 1 shows a computer system in accordance with one embodiment of the present invention.

FIG. 2 shows an overview diagram of a flexible pin configuration system in accordance with one embodiment of the present invention.

FIG. 3 shows a circuit diagram of a flexible pin configuration component in accordance with one embodiment of the present invention.

FIG. 4 shows a circuit diagram showing an input output capture component 400 in accordance with one embodiment of the present invention.

FIG. 5 shows a circuit diagram showing an implementation where multiple capture components are utilized to capture a variety of different input output signals for an integrated circuit device in accordance with one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of embodiments of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be recognized by one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the embodiments of the present invention.

Notation and Nomenclature:

Some portions of the detailed descriptions, which follow, are presented in terms of procedures, steps, logic blocks, processing, and other symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the means used by those skilled in the data processing arts to most effectively convey the substance of their work to others skilled in the art. A procedure, computer executed step, logic block, process, etc., is here, and generally, conceived to be a self-consistent sequence of steps or instructions leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of electrical or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated in a computer system. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise as apparent from the following discussions, it is appreciated that throughout the present invention, discussions utilizing terms such as “processing” or “accessing” or “executing” or “storing” or “rendering” or the like, refer to the action and processes of a computer system (e.g., computer system 100 of FIG. 1), or similar electronic computing device, that manipulates and transforms data represented as physical (electronic) quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

Computer System Platform:

FIG. 1 shows a computer system 100 in accordance with one embodiment of the present invention. Computer system 100 depicts the components of a basic computer system in accordance with embodiments of the present invention providing the execution platform for certain hardware-based and software-based functionality. In general, computer system 100 comprises at least one CPU 101, a system memory 115. A graphics processor unit (GPU) 110 can optionally be included, or any number of special function units. As shown in FIG. 1, the CPU 101 includes a special “always on” power domain 120 for managing the entry and exit of the computer system 100 into and out of a sleep mode. Similarly, the GPU 110 can also include an always on power domain 121. The CPU 101 can be coupled to the system memory 115 via a bridge component/memory controller (not shown) or can be directly coupled to the system memory 115 via a memory controller (not shown) internal to the CPU 101. The GPU 110 is coupled to a display 112.

System 100 can be implemented as a programmable system-on-a-chip integrated circuit device, where for example, the CPU 101, memory 115, and GPU 110 are fabricated as a single integrated circuit die, with the display 112 being coupled as a peripheral device. Similarly, the system 100 can be implemented as an embedded computer system within, for example, a handheld device (e.g., PDA, cell phone, etc.). Alternatively, system 100 can be implemented as, for example, a desktop computer system or server computer system, having a powerful general-purpose CPU 101 coupled to a dedicated graphics rendering GPU 110. In such an embodiment, components can be included that add peripheral buses, specialized graphics memory, IO devices, and the like. Similarly, system 100 can be implemented a set-top video game console device such as, for example, the Xbox®, available from Microsoft Corporation of Redmond, Wash., or the PlayStation3®, available from Sony Computer Entertainment Corporation of Tokyo, Japan.

Embodiments of the Invention:

Embodiments of the present invention implement a method and system for powering down an integrated circuit device for reduced standby power consumption while retaining the integrity of the operating state. Embodiments of the present invention enable the reliable powering down and waking up of the integrated circuit device without imposing burdensome trace routing requirements on the integrated circuit die layout.

FIG. 2 shows an overview diagram of a flexible pin configuration system 200 in accordance with one embodiment of the present invention. As depicted in FIG. 2, system 200 includes a processor 210 including a plurality of functional blocks 211-214. These functional blocks are each communicatively coupled to an always on power domain 230. System 200 also includes a flexible pin configuration component 240 that is configured to dynamically manage the connectivity of one or more input output pins to communicatively connect the functional blocks 211-214 to the multiple peripheral devices 250.

In the FIG. 2 embodiment, the flexible pin configuration component 240 is the interface that enables the multiple functions provided and implemented by the multiple functional blocks 211-214 to share a limited number of input output pins. For example, in one embodiment, via the interface provided by the flexible pin configuration component 240, the multiple functional blocks 211-214 can share a single input output pin to deliver their functionality to the peripheral devices 250, which may themselves also be sharing the single input output pin.

It should be noted that processor 210 can be used to implement a central processor unit, such as, for example, CPU 101 of FIG. 1, or a GPU such as the GPU 110 of FIG. 1. The processor 210 can also be part of a programmable system-on-a-chip device. Similarly, the processor 210 can be used to implement an integrated circuit device where the functions of a CPU and the functions of a GPU are combined.

The power domain 230 provides a mechanism for waking up the processor 210 from a sleep mode. For example, in one embodiment, the power domain 230 is configured to consistently have power applied to its constituent circuits. For example, the constituent circuits of the power domain 230 can be configured to receive a clock signal in an uninterrupted manner so that it can execute sequential state machine logic, instructions, etc. while the rest of the processor 210 is powered down. This can allow, for example, an internal state machine within the power domain 230 to detect wake event signals, the signals indicating a wake up from the sleep mode. For example, in one embodiment, the wake event signals are detected by the AO block (e.g., AO functional block 230). This block is on the AO rail. The one or more of the functional blocks 211-214 that normally process the events are powered down. Once power is returned, the functional blocks 211-214 can process the event, and resume normal operation.

In accordance with embodiments of the present invention, the one or more input output pins between the flexible pin configuration component 240 and the peripheral devices 250 will have their state reliably maintained even though the functional blocks of the processor 210 are powered down. The state will be maintained such that the entry and exit from sleep mode will be completely transparent to the peripheral devices 250.

In one embodiment, different voltage rails are provided to accommodate the different peripheral voltages. For example, a camera can work at one voltage while a WiFi chipset within the camera is working at another voltage. Waking-up from the standard signal of a peripheral (e.g., such as an interrupt) avoids creating additional pads just for this function, which would require a specific voltage choice and voltage translators on the board. So some few selected pads are used as a generic input in the processor active mode but as a wake-up in the processor standby mode, thus at the correct voltage. While some parts of the processor are powered off in standby, the system should be able to power them up again automatically after detecting a wake-up event. In one embodiment, this is done by a hardware control circuit on the AO voltage rail (e.g., AO functional block 230).

FIG. 3 shows a circuit diagram 300 of a flexible pin configuration component in accordance with one embodiment of the present invention. As depicted in the diagram 300 embodiment, the pin configuration component includes an output multiplexer for pin sharing 301, an output enable multiplexer 311, an input enable multiplexer 312, and an input signal line for pin sharing 302. The multiplexer 301 is coupled a common input output pin (e.g., pad 330) via an output buffer 321. The input buffer 322 drives the input 302 for pin sharing (e.g., shared by multiple functional blocks). The multiplexers 301, 311, and 312 allow multiple functional blocks of a processor (e.g., functional blocks 211-214 of FIG. 2) to selectively control the input output pin 330. For example, the multiplexers 301, 311, and 312 can allow the flexible pin configuration component to dynamically change control of the input output pin 330 between any of a number of different multiple functional blocks. In one embodiment, the selective allocation of the input output pin 330 can be placed under software control, for example as in a case where a control utility or the like executes on the processor to allocate control of the input output pin 330. The control allocation can be implemented on an as needed basis depending upon whatever function the device might be performing.

FIG. 4 shows a circuit diagram showing an input output capture component 400 in accordance with one embodiment of the present invention. The capture component 400 includes a flexible pin configuration component operating in conjunction with an output storage element and an input enable storage element in accordance with one embodiment of the present invention.

In normal operation, the selected function drives the output via the output multiplexer 301 as described above. The output of the multiplexer 301 is coupled to the input output pin 330 via a multiplexer 411 and the buffer 321 as shown. Similarly, in normal operation, the output enable 311 turns on the buffer 321 via the multiplexer 412 as shown. During sleep mode, a sleep mode enable 430 in conjunction with a capture signal 420 causes the storage element 401 and the storage element 402 to store the current value (e.g., logical one, logical zero, etc.) of the output multiplexer 301 and the current value of the output enable signal (e.g., the output enable multiplexer 311 as described above). This causes the input output pin 330 to be driven by the output of the storage element 401, which would be the previously stored current value from the multiplexer 301. Thus, after sleep mode entry, the functional blocks driving the inputs of the multiplexer 301 can be inactive. Additionally, in the FIG. 4 embodiment, the output enable signal itself can be inactive, since its value is stored within the storage element 402. Upon exit from sleep mode, the sleep mode enable 430 causes the input output pin 330 to resume being driven by the multiplexer 301, thereby deactivating the storage element 401 and 402.

With respect to the input enable 312, the input enable 312 has its current value saved by the storage element 403 in accordance with the capture signal 420 and the sleep mode enable 430. Thus, the input enable 312 can control the input buffer 322 even though the functional block that generates the input enable signal 312 is in sleep mode. The input 302 routes signals from the input output pin 330 to be shared by the appropriate functional blocks.

Thus, embodiments of the present invention limit the use of a central register to store state data for the input output pins of the device. Embodiment of the present invention utilize storage element as described above to enable each pad or input output pin to recall it's last state. For example, when the software executing on the chip wishes to put the chip in deep sleep mode, it simply cleanly tells each interface (e.g. UART, SPI, HDD, USB etc.) to enter it's inactive state (if it is not already there) and then asserts a HW signal (e.g., sleep mode enable) to each of the pads to capture their current value (e.g., input, output 0, output 1, hi-Z, open drain, etc.) and hold that value without the core of the chip being awake. Once this is done, the core can safely be powered down into a deep sleep mode. It should be noted that the constituent logic for performing the state retention function is comparatively small, and is located near each signal input output pin. Thus, very few top level signals are required to clock these storage elements, as these signals can be shared for all affected input-output pins, and don't need to be point to point routed from the always on the core (e.g., core 230 of FIG. 2), thereby minimizing trace routing requirements. The entry and exit for sleep mode is transparent to the peripheral devices. From an external devices' point of view, nothing has happened. The external devices' do not know the CPU has gone to deep sleep, as their inputs are not affected at all.

It should be noted that in one embodiment, the system 400 is configured such that the output enable 311 is not used to exit the sleep mode. In such a configuration, a separate control register can be utilized to disable the sleep mode on an interface by interface basis. The use of separate control registers to disable the sleep mode provides an advantage in that there can be less impact on signal timing.

FIG. 5 shows a circuit diagram 500 showing an implementation where multiple capture components 501-505 are utilized to capture a variety of different input output signals for an integrated circuit device in accordance with one embodiment of the present invention.

The FIG. 5 embodiment shows a case where multiple capture components 501-505 are used to capture signals around the integrated circuit device for different selected interfaces. This enables an application where the integrated circuit device can “unlock” just a single selected interface, or group of interfaces. be useful in applications such as where only the LCD needs to wake up to update the time on the display without needing to wake up all other interfaces. This aspect is illustrated in FIG. 3 where the capture components 501-503 are part of a first interface, Capture_A, and the Components 504-505 are part of a second interface, Capture_B. FIG. 5 also shows how to connect multiple pads with this feature to avoid routing a large number of signals around the integrated circuit die, with the input/output and I/O enable signals 520 for each to component 501-505 being as illustrated in FIG. 4.

In one embodiment, the de-assertion to re-assertion of the output enable signal for each capture component would switch each output from driving the latched idle state to the value driven from the core once software had reinitialized the peripheral controller to match the idle state. This is necessary for interfaces where the reset state of the controller may not match the idle sate.

The foregoing descriptions of specific embodiments of the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and many modifications and variations are possible in light of the above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto and their equivalents.

Claims (18)

1. In an integrated circuit device, a circuit for maintaining asserted values on an input output pin of the device when a functional block of the device is placed in a sleep mode, comprising:
an interface for coupling a functional block of a processor to an input and output pin;
an output storage element coupled to the interface for storing a current value of the input output pin;
a sleep mode enable for controlling the output storage element to store the current value of the input output pin prior to the functional block being entering a sleep mode and cause the current value of the input output pin to remain asserted after the functional block is in sleep mode, and to deactivate the output storage element when the sleep mode is exited; and
an input storage element coupled to the interface for preserving a state of an input enable signal for the input output pin when the sleep mode is entered.
2. The integrated circuit device of claim 1, wherein the interface further comprises a flexible pin configuration component for selectively coupling a plurality of functional blocks to the input output pin to enable the corresponding plurality of functions for the input output pin.
3. The integrated circuit device of claim 1, wherein the output storage element is configured to couple to the interface to store a selected current state for the plurality of functional blocks in accordance with the selective coupling of the pin configuration component.
4. The integrated circuit device of claim 1, further comprising:
an input storage latch coupled to the interface for preserving a state of an input enable signal for the input output pin when the sleep mode is entered.
5. The integrated circuit device of claim 1, wherein the input output pin is coupled a peripheral device connected to the integrated circuit device.
6. The integrated circuit device of claim 1, wherein the integrated circuit device comprises a processor and the functional block comprises one of a plurality of functional blocks of the processor.
7. The integrated circuit device of claim 6, wherein the processor further comprises a programmable system-on-a-chip device.
8. The integrated circuit device of claim 1, wherein the current value of the input output pin remaining asserted after entry into the sleep mode causes the sleep mode to be transparent to the peripheral device.
9. A computer system that is configured to enter a sleep mode and exit the sleep mode, comprising:
a computer readable memory storing computer readable code;
a processor coupled to the computer readable memory and for executing a computer readable code, the processor including a plurality of functional blocks;
a peripheral device coupled to the processor and for providing functionality to a user;
an input output pin coupling the peripheral device to the processor;
a pin configuration component for selectively coupling the plurality of functional blocks to the input output pin to enable a corresponding plurality of functions for the input output pin;
an output storage element coupled to the pin configuration component for storing a current value of the input output pin; and
a sleep mode enable for controlling the output storage element to store the current value of the input output pin prior to the plurality of functional blocks being placed into a sleep mode, causing the current value of the input output pin to remain asserted after entry into the sleep mode, and for deactivating the output storage element when exiting the sleep mode; and
an input storage element coupled to the interface for preserving a state of an input enable signal for the input output pin when the sleep mode is entered.
10. The computer system of claim 9, wherein the output storage element is configured to couple to the interface to store a selected current state for the plurality of functional blocks in accordance with the selective coupling of the pin configuration component.
11. The computer system of claim 9, further comprising:
an input storage latch coupled to the pin configuration component for preserving a state of an input enable signal for the input output pin when the sleep mode is entered.
12. The computer system of claim 9, wherein the processor and the computer readable memory further comprise a programmable system-on-a-chip.
13. The computer system of claim 9, wherein the current value of the input output pin remaining asserted after entry into the sleep mode causes the sleep mode to be transparent to the peripheral device.
14. The computer system of claim 9, wherein the computer system comprises an embedded computer system of a handheld device.
15. A method for maintaining asserted values on an input output pin of an integrated circuit device when a functional block of the device is placed in a sleep mode, comprising:
receiving a current value from a functional block and coupling the current value to an input output pin by using an interface;
receiving a capture signal causing the storing of the current value of the input output pin by using a storage element coupled to the input output pin, wherein the storing occurs prior to the functional block entering a sleep mode;
receiving a sleep mode enable signal;
responsive to the sleep mode enable signal, transmitting the current value from storage element to the input output pin, wherein the transmitting occurs subsequent to the functional block entering the sleep mode to maintain the current value on the input output pin while the functional block is in the sleep mode; and
an input storage element coupled to the interface for preserving a state of an input enable signal for the input output pin when the sleep mode is entered.
16. The method of claim 15, wherein the interface further comprises a flexible pin configuration component for selectively coupling a plurality of functional blocks to the input output pin to enable the corresponding plurality of functions for the input output pin.
17. The method of claim 15, wherein the output storage element is configured to couple to the interface to store a selected current state for the plurality of functional blocks in accordance with the selective coupling of the pin configuration component.
18. The integrated circuit device of claim 15, wherein the integrated circuit device comprises a processor and the functional block comprises one of a plurality of functional blocks of the processor.
US12/002,711 2007-12-17 2007-12-17 Integrated circuit device core power down independent of peripheral device operation Active 2029-09-29 US8327173B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/002,711 US8327173B2 (en) 2007-12-17 2007-12-17 Integrated circuit device core power down independent of peripheral device operation

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/002,711 US8327173B2 (en) 2007-12-17 2007-12-17 Integrated circuit device core power down independent of peripheral device operation
GB0821522A GB2455862B (en) 2007-12-17 2008-11-26 Integrated circuit device core power down independant of peripheral device operation
TW097149004A TWI412924B (en) 2007-12-17 2008-12-16 Integrated circuit device core power down independent of peripheral device operation

Publications (2)

Publication Number Publication Date
US20090153211A1 US20090153211A1 (en) 2009-06-18
US8327173B2 true US8327173B2 (en) 2012-12-04

Family

ID=40230797

Family Applications (1)

Application Number Title Priority Date Filing Date
US12/002,711 Active 2029-09-29 US8327173B2 (en) 2007-12-17 2007-12-17 Integrated circuit device core power down independent of peripheral device operation

Country Status (3)

Country Link
US (1) US8327173B2 (en)
GB (1) GB2455862B (en)
TW (1) TWI412924B (en)

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090153108A1 (en) * 2007-12-17 2009-06-18 Neil Hendin Power management efficiency using DC-DC and linear regulators in conjunction
US20110254597A1 (en) * 2010-03-15 2011-10-20 Sharp Kabushiki Kaisha Semiconductor integrated circuit and electronic information device
US20120139605A1 (en) * 2010-12-02 2012-06-07 Chung-Chang Lin Integrated circuit and related controlling method
US8762759B2 (en) 2008-04-10 2014-06-24 Nvidia Corporation Responding to interrupts while in a reduced power state
US20140181769A1 (en) * 2008-04-10 2014-06-26 Nvidia Corporation Netlist cell identification and classification to reduce power consumption
US9209792B1 (en) 2007-08-15 2015-12-08 Nvidia Corporation Clock selection system and method
US20150356037A1 (en) * 2014-06-05 2015-12-10 Microchip Technology Incorporated Device And Method To Assign Device Pin Ownership For Multi-Processor Core Devices
US9385690B1 (en) 2015-08-09 2016-07-05 Freescale Semiconductor, Inc. Integrated circuit with multiplexed I/O pads
US9411390B2 (en) 2008-02-11 2016-08-09 Nvidia Corporation Integrated circuit device having power domains and partitions based on use case power optimization
US9423846B2 (en) 2008-04-10 2016-08-23 Nvidia Corporation Powered ring to maintain IO state independent of the core of an integrated circuit device
US9471395B2 (en) 2012-08-23 2016-10-18 Nvidia Corporation Processor cluster migration techniques
US9690359B2 (en) 2015-08-26 2017-06-27 Qualcomm Incorporated Power multiplexer for integrated circuit power grid efficiency
US9742396B2 (en) 2012-09-05 2017-08-22 Nvidia Corporation Core voltage reset systems and methods with wide noise margin
US9773344B2 (en) 2012-01-11 2017-09-26 Nvidia Corporation Graphics processor clock scaling based on idle time
US9811874B2 (en) 2012-12-31 2017-11-07 Nvidia Corporation Frame times by dynamically adjusting frame buffer resolution

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984317B2 (en) * 2008-03-24 2011-07-19 Apple Inc. Hardware-based power management of functional blocks
US9035959B2 (en) 2008-03-28 2015-05-19 Intel Corporation Technique to share information among different cache coherency domains
US7802044B2 (en) * 2008-12-24 2010-09-21 Mediatek Inc. Pin sharing device and method thereof for a universal asynchronous receiver/transmitter module and a universal serial bus module
US8732496B2 (en) * 2011-03-24 2014-05-20 Nvidia Corporation Method and apparatus to support a self-refreshing display device coupled to a graphics controller
US20130027413A1 (en) * 2011-07-26 2013-01-31 Rajeev Jayavant System and method for entering and exiting sleep mode in a graphics subsystem
US9395799B2 (en) * 2012-08-09 2016-07-19 Nvidia Corporation Power management techniques for USB interfaces
US9063734B2 (en) 2012-09-07 2015-06-23 Atmel Corporation Microcontroller input/output connector state retention in low-power modes
US9250690B2 (en) * 2012-09-10 2016-02-02 Atmel Corporation Low-power modes of microcontroller operation with access to configurable input/output connectors
US9760137B2 (en) * 2014-03-29 2017-09-12 Intel Corporation Programmable scalable voltage translator
US10042412B2 (en) * 2014-12-08 2018-08-07 Intel Corporation Interconnect wake response circuit and method
US20180011809A9 (en) * 2016-03-25 2018-01-11 Le Holdings (Beijing) Co., Ltd. Mobile device and method for reading uart data

Citations (116)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868832A (en) 1986-04-30 1989-09-19 Marrington S Paul Computer power system
US5109494A (en) * 1987-12-31 1992-04-28 Texas Instruments Incorporated Passive processor communications interface
US5142690A (en) 1990-03-20 1992-08-25 Scientific-Atlanta, Inc. Cable television radio frequency data processor
US5220660A (en) 1990-06-28 1993-06-15 Fujitsu Limited Parallel data processing apparatus with signal skew compensation
US5230067A (en) * 1988-05-11 1993-07-20 Digital Equipment Corporation Bus control circuit for latching and maintaining data independently of timing event on the bus until new data is driven onto
US5274828A (en) 1992-02-24 1993-12-28 Texas Instruments Incorporated Computer including an integrated circuit having an on-chip high voltage source
US5305443A (en) * 1991-03-13 1994-04-19 At&T Bell Laboratories Microprocessor with low power bus
US5339445A (en) 1992-11-16 1994-08-16 Harris Corporation Method of autonomously reducing power consumption in a computer sytem by compiling a history of power consumption
US5386552A (en) 1991-10-21 1995-01-31 Intel Corporation Preservation of a computer system processing state in a mass storage device
US5388265A (en) 1992-03-06 1995-02-07 Intel Corporation Method and apparatus for placing an integrated circuit chip in a reduced power consumption state
US5396635A (en) 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5402492A (en) 1993-06-18 1995-03-28 Ast Research, Inc. Security system for a stand-alone computer
US5408668A (en) * 1993-07-28 1995-04-18 Tornai; Richard Method and apparatus for controlling the provision of power to computer peripherals
US5446904A (en) 1991-05-17 1995-08-29 Zenith Data Systems Corporation Suspend/resume capability for a protected mode microprocessor
US5471189A (en) 1994-12-14 1995-11-28 International Business Machines Corp. Comparator circuitry and method of operation
US5510740A (en) 1993-04-21 1996-04-23 Intel Corporation Method for synchronizing clocks upon reset
US5517441A (en) 1994-12-14 1996-05-14 International Business Machines Corporation Content addressable memory circuitry and method of operation
US5524249A (en) 1994-01-27 1996-06-04 Compaq Computer Corporation Video subsystem power management apparatus and method
US5528610A (en) * 1992-04-30 1996-06-18 Hughes Aircraft Company Boundary test cell with self masking capability
US5530845A (en) 1992-05-13 1996-06-25 Southwestern Bell Technology Resources, Inc. Storage control subsystem implemented with an application program on a computer
US5535398A (en) * 1992-02-28 1996-07-09 Motorola Inc. Method and apparatus for providing both power and control by way of an integrated circuit terminal
US5557777A (en) 1994-09-30 1996-09-17 Apple Computer, Inc. Method and apparatus for system recovery from power loss
US5586308A (en) 1994-10-19 1996-12-17 Advanced Micro Devices, Inc. Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto
US5588099A (en) 1994-09-01 1996-12-24 Microsoft Corporation Method and system for automatically resizing tables
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5594367A (en) * 1995-10-16 1997-01-14 Xilinx, Inc. Output multiplexer within input/output circuit for time multiplexing and high speed logic
US5649222A (en) 1995-05-08 1997-07-15 Microsoft Corporation Method for background spell checking a word processing document
US5659687A (en) 1995-11-30 1997-08-19 Electronics & Telecommunications Research Institute Device for controlling memory data path in parallel processing computer system
US5687382A (en) 1995-06-07 1997-11-11 Hitachi America, Ltd. High speed, reduced power memory system implemented according to access frequency
US5737613A (en) 1993-08-24 1998-04-07 Mensch, Jr.; William D. Method of operating microcomputer to minimize power dissipation while accessing slow memory
US5752050A (en) 1994-10-04 1998-05-12 Intel Corporation Method and apparatus for managing power consumption of external devices for personal computers using a power management coordinator
US5758133A (en) 1995-12-28 1998-05-26 Vlsi Technology, Inc. System and method for altering bus speed based on bus utilization
US5790877A (en) 1995-07-06 1998-08-04 Hitachi, Ltd. Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system
US5862368A (en) 1996-12-11 1999-01-19 Dell Usa, L.P. Process to allow automatic microprocessor clock frequency detection and selection
US5869979A (en) * 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
US5898879A (en) 1994-12-30 1999-04-27 Samsung Electronics Co., Ltd. Power consumption reducing apparatus in using no CPU bus system and method thereof
US5951689A (en) 1996-12-31 1999-09-14 Vlsi Technology, Inc. Microprocessor power control system
US5963219A (en) * 1996-08-21 1999-10-05 Samsung Electronics Co., Ltd. Method for storing and restoring data of a graphic device
US6029170A (en) 1997-11-25 2000-02-22 International Business Machines Corporation Hybrid tree array data structure and method
US6034544A (en) * 1997-12-22 2000-03-07 Lattice Semiconductor Corporation Programmable input/output block (IOB) in FPGA integrated circuits
US6040845A (en) 1997-12-22 2000-03-21 Compaq Computer Corp. Device and method for reducing power consumption within an accelerated graphics port target
US6057705A (en) * 1998-05-28 2000-05-02 Microchip Technology Incorporated Programmable pin designation for semiconductor devices
US6061679A (en) 1997-11-25 2000-05-09 International Business Machines Corporation Creating and searching a data structure ordered by ranges of key masks associated with the data structure
US6134167A (en) 1998-06-04 2000-10-17 Compaq Computer Corporation Reducing power consumption in computer memory
US6163583A (en) 1998-03-25 2000-12-19 Sony Corporation Of Japan Dynamic clocking apparatus and system for reducing power dissipation
US6169546B1 (en) 1998-04-01 2001-01-02 Microsoft Corporation Global viewer scrolling system
US6169984B1 (en) 1998-04-01 2001-01-02 Microsoft Corporation Global incremental type search navigation directly from printable keyboard character input
US6178523B1 (en) 1998-06-12 2001-01-23 Philips Consumer Communications Lp Battery-operated device with power failure recovery
US6191969B1 (en) 1999-09-09 2001-02-20 Net Logic Microsystems, Inc. Selective match line discharging in a partitioned content addressable memory array
US6212645B1 (en) 1998-10-09 2001-04-03 Mediaq Inc. Programmable and flexible power management unit
US6216234B1 (en) 1996-11-13 2001-04-10 Intel Corporation Processor having execution core sections operating at different clock rates
US6243280B1 (en) 1999-09-09 2001-06-05 Netlogic Microsystems, Inc. Selective match line pre-charging in a partitioned content addressable memory array
US6249284B1 (en) 1998-04-01 2001-06-19 Microsoft Corporation Directional navigation system in layout managers
US6266776B1 (en) 1997-11-28 2001-07-24 Kabushiki Kaisha Toshiba ACPI sleep control
US20010044909A1 (en) 2000-05-15 2001-11-22 Lg Electronics Inc. Method and apparatus for adjusting clock throttle rate based on usage of CPU
US6347370B1 (en) 1998-12-30 2002-02-12 Intel Corporation Method and system for pre-loading system resume operation data on suspend operation
US6397340B2 (en) 1989-10-30 2002-05-28 Texas Instruments Incorporated Real-time power conservation for electronic device having a processor
US20020172008A1 (en) 2001-05-15 2002-11-21 Mihalis Michael High-performance heat sink for printed circuit boards
US20030023825A1 (en) 2001-07-30 2003-01-30 Woo Steven C Consolidation of allocated memory to reduce power consumption
US6523128B1 (en) 1999-08-31 2003-02-18 Intel Corporation Controlling power for a sleeping state of a computer to prevent overloading of the stand-by power rails by selectively asserting a control signal
US6538947B2 (en) 1999-07-12 2003-03-25 Mosaid Technologies Incorporated Method for multiple match detection in content addressable memories
US6552596B2 (en) 2001-08-10 2003-04-22 Micron Technology, Inc. Current saving mode for input buffers
US20030093702A1 (en) 2001-03-30 2003-05-15 Zheng Luo System on a chip with multiple power planes and associate power management methods
US6584003B1 (en) 2001-12-28 2003-06-24 Mosaid Technologies Incorporated Low power content addressable memory architecture
US6600575B1 (en) 1998-07-22 2003-07-29 Oki Data Corporation Clock supply circuit
US20030204761A1 (en) 2002-04-30 2003-10-30 D'alessio Samuel N. Power saving circuit
US20030204757A1 (en) 2002-04-30 2003-10-30 Flynn David Walter Power control signalling
US20030206164A1 (en) 2002-05-01 2003-11-06 Juenger Randall E. Dynamic switching of parallel termination for power management with DDR memory
US20030233525A1 (en) 2002-06-18 2003-12-18 Reeves Jay D. Procedure to reduce copy time for data backup from short-term to long-term memory
US6678831B1 (en) 1997-12-11 2004-01-13 Hewlett-Packard Development Company, L.P. Managing power states in a computer system
US6694451B2 (en) 2000-12-07 2004-02-17 Hewlett-Packard Development Company, L.P. Method for redundant suspend to RAM
US6717435B1 (en) * 1999-11-26 2004-04-06 Matsushita Electric Industrial Co., Ltd. Programmable logic device and programming method
US6728959B1 (en) 1995-08-08 2004-04-27 Novell, Inc. Method and apparatus for strong affinity multiprocessor scheduling
US6754837B1 (en) 2000-07-17 2004-06-22 Advanced Micro Devices, Inc. Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay
US20040128574A1 (en) 2002-12-31 2004-07-01 Franco Ricci Reducing integrated circuit power consumption
US6760850B1 (en) 2000-07-31 2004-07-06 Hewlett-Packard Development Company, L.P. Method and apparatus executing power on self test code to enable a wakeup device for a computer system responsive to detecting an AC power source
US6762768B2 (en) 1998-06-01 2004-07-13 Ati Technologies, Inc. Method and apparatus for rendering an object using texture variant information
US6765958B1 (en) * 2000-07-24 2004-07-20 Eric Morgan Dowling High-speed adaptive interconnect architecture
US6768659B2 (en) 2001-12-31 2004-07-27 Mosaid Technologies Incorporated Circuit and method for reducing power usage in a content addressable memory
US6775776B1 (en) 2000-06-27 2004-08-10 Intel Corporation Biometric-based authentication in a nonvolatile memory device
US6804267B1 (en) 1997-10-25 2004-10-12 Centillium Communications, Inc. Transceiver training for DSL modems under TCM-ISDN interference
US6804763B1 (en) 2000-10-17 2004-10-12 Igt High performance battery backed ram interface
US6816809B2 (en) 2002-07-23 2004-11-09 Hewlett-Packard Development Company, L.P. Hardware based utilization metering
US20040224728A1 (en) * 2003-05-09 2004-11-11 Sony Corporation Method and system for power save mode in wireless communication system
WO2004102623A2 (en) 2003-05-07 2004-11-25 Virtual Silicon Technology, Inc. Managing power on integrated circuits using power islands
US6845456B1 (en) 2001-05-01 2005-01-18 Advanced Micro Devices, Inc. CPU utilization measurement techniques for use in power management
US6845434B2 (en) 2001-05-01 2005-01-18 Benq Corporation Method for updating parametric data for use in data management system
US20050015321A1 (en) 2000-08-30 2005-01-20 Susanne Vindekilde System and method for listing offerings of commercial paper and other interests
US6901298B1 (en) 2002-09-30 2005-05-31 Rockwell Automation Technologies, Inc. Saving and restoring controller state and context in an open operating system
US20050125705A1 (en) 2003-12-04 2005-06-09 Chih-Chuan Cheng [method for dynamically adjusting cpu requency]
US6990594B2 (en) 2001-05-02 2006-01-24 Portalplayer, Inc. Dynamic power management of devices in computer system by selecting clock generator output based on a current state and programmable policies
US7043649B2 (en) 2002-11-20 2006-05-09 Portalplayer, Inc. System clock power management for chips with multiple processing modules
US7058834B2 (en) 2001-04-26 2006-06-06 Paul Richard Woods Scan-based state save and restore method and system for inactive state power reduction
US20060184808A1 (en) 2005-02-14 2006-08-17 Chua-Eoan Lew G Distributed supply current switch circuits for enabling individual power domains
US20060226895A1 (en) 2001-09-19 2006-10-12 Renesas Technology Corporation Multiple circuit blocks with interblock control and power conservation
US7174472B2 (en) 2003-05-20 2007-02-06 Arm Limited Low overhead integrated circuit power down and restart
US7187205B2 (en) 2005-02-25 2007-03-06 Freescale Semiconductor, Inc. Integrated circuit storage element having low power data retention and method therefor
US7243318B1 (en) * 2004-08-30 2007-07-10 Sprint Communications Company L.P. Integrated test processor (ITP) for a system on chip (SOC) that includes a network on chip (NOC)
US7256232B2 (en) 2001-10-15 2007-08-14 Aluminium Pechiney Coating precursor and method for coating a substrate with a refractory layer
US7285980B2 (en) * 2004-07-27 2007-10-23 Stmicroelectronics Pvt. Ltd. Method and apparatus for multiplexing an integrated circuit pin
US20070300092A1 (en) 2006-06-12 2007-12-27 Hitachi, Ltd. Semiconductor apparatus
US20080082847A1 (en) * 2006-09-28 2008-04-03 Samsung Electronics Co., Ltd. System-on-chip embodying sleep mode by using retention input/output device
US7372298B2 (en) * 2005-03-29 2008-05-13 Realtek Semiconductor Corp. Chip with adjustable pinout function and method thereof
US7401240B2 (en) 2004-06-03 2008-07-15 International Business Machines Corporation Method for dynamically managing power in microprocessor chips according to present processing demands
US7426647B2 (en) 2003-09-18 2008-09-16 Vulcan Portals Inc. Low power media player for an electronic device
US7428644B2 (en) 2003-06-20 2008-09-23 Micron Technology, Inc. System and method for selective memory module power management
US7432921B2 (en) 1990-03-23 2008-10-07 Matsushita Electric Industrial Co., Ltd. Data processing apparatus
US7434072B2 (en) 2005-04-25 2008-10-07 Arm Limited Integrated circuit power management control
US7529958B2 (en) 2004-11-15 2009-05-05 Charles Roth Programmable power transition counter
GB2457170A (en) 2008-02-11 2009-08-12 Nvidia Corp Power optimization for an integrated circuit having power domains and power islands
US7583104B2 (en) 2006-12-12 2009-09-01 Microchip Technology Incorporated Maintaining input and/or output configuration and data state during and when coming out of a low power mode
US7599317B2 (en) * 2006-04-14 2009-10-06 Motorola, Inc. Method and apparatus for prediction of a connection identifier in a downlink burst
US7624215B2 (en) 2007-12-19 2009-11-24 Arm Limited Interrupt controller
US7631117B2 (en) * 2004-10-29 2009-12-08 Hitachi Global Storage Technologies Netherlands B.V. Method for communicating between host and storage device, storage device, host, and system comprising storage device and host
US7698586B2 (en) * 2005-01-31 2010-04-13 Samsung Electronics Co., Ltd. System and apparatus for allowing data of a module in power saving mode to remain accessible
US7739533B2 (en) 2006-09-22 2010-06-15 Agere Systems Inc. Systems and methods for operational power management

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5410268A (en) * 1993-09-08 1995-04-25 Advanced Micro Devices, Inc. Latching zero-power sense amplifier with cascode
JP4070255B2 (en) * 1996-08-13 2008-04-02 富士通株式会社 The semiconductor integrated circuit
US6968468B2 (en) * 2002-02-25 2005-11-22 O2 Micro, Inc. Digital computer utilizing buffer to store and output data to play real time applications enabling processor to enter deep sleep state while buffer outputs data
WO2004084053A1 (en) * 2003-03-20 2004-09-30 Arm Limited Data retention latch provision within integrated circuits
JP4384970B2 (en) * 2004-12-21 2009-12-16 普誠科技股▲ふん▼有限公司 Power-saving method using the scan chains and boundary scan

Patent Citations (117)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4868832A (en) 1986-04-30 1989-09-19 Marrington S Paul Computer power system
US5109494A (en) * 1987-12-31 1992-04-28 Texas Instruments Incorporated Passive processor communications interface
US5230067A (en) * 1988-05-11 1993-07-20 Digital Equipment Corporation Bus control circuit for latching and maintaining data independently of timing event on the bus until new data is driven onto
US6397340B2 (en) 1989-10-30 2002-05-28 Texas Instruments Incorporated Real-time power conservation for electronic device having a processor
US5142690A (en) 1990-03-20 1992-08-25 Scientific-Atlanta, Inc. Cable television radio frequency data processor
US7432921B2 (en) 1990-03-23 2008-10-07 Matsushita Electric Industrial Co., Ltd. Data processing apparatus
US5396635A (en) 1990-06-01 1995-03-07 Vadem Corporation Power conservation apparatus having multiple power reduction levels dependent upon the activity of the computer system
US5220660A (en) 1990-06-28 1993-06-15 Fujitsu Limited Parallel data processing apparatus with signal skew compensation
US5305443A (en) * 1991-03-13 1994-04-19 At&T Bell Laboratories Microprocessor with low power bus
US5446904A (en) 1991-05-17 1995-08-29 Zenith Data Systems Corporation Suspend/resume capability for a protected mode microprocessor
US5386552A (en) 1991-10-21 1995-01-31 Intel Corporation Preservation of a computer system processing state in a mass storage device
US5274828A (en) 1992-02-24 1993-12-28 Texas Instruments Incorporated Computer including an integrated circuit having an on-chip high voltage source
US5535398A (en) * 1992-02-28 1996-07-09 Motorola Inc. Method and apparatus for providing both power and control by way of an integrated circuit terminal
US5388265A (en) 1992-03-06 1995-02-07 Intel Corporation Method and apparatus for placing an integrated circuit chip in a reduced power consumption state
US5528610A (en) * 1992-04-30 1996-06-18 Hughes Aircraft Company Boundary test cell with self masking capability
US5530845A (en) 1992-05-13 1996-06-25 Southwestern Bell Technology Resources, Inc. Storage control subsystem implemented with an application program on a computer
US5339445A (en) 1992-11-16 1994-08-16 Harris Corporation Method of autonomously reducing power consumption in a computer sytem by compiling a history of power consumption
US5510740A (en) 1993-04-21 1996-04-23 Intel Corporation Method for synchronizing clocks upon reset
US5402492A (en) 1993-06-18 1995-03-28 Ast Research, Inc. Security system for a stand-alone computer
US5408668A (en) * 1993-07-28 1995-04-18 Tornai; Richard Method and apparatus for controlling the provision of power to computer peripherals
US5737613A (en) 1993-08-24 1998-04-07 Mensch, Jr.; William D. Method of operating microcomputer to minimize power dissipation while accessing slow memory
US5594874A (en) * 1993-09-30 1997-01-14 Cirrus Logic, Inc. Automatic bus setting, sensing and switching interface unit
US5524249A (en) 1994-01-27 1996-06-04 Compaq Computer Corporation Video subsystem power management apparatus and method
US5588099A (en) 1994-09-01 1996-12-24 Microsoft Corporation Method and system for automatically resizing tables
US5557777A (en) 1994-09-30 1996-09-17 Apple Computer, Inc. Method and apparatus for system recovery from power loss
US5752050A (en) 1994-10-04 1998-05-12 Intel Corporation Method and apparatus for managing power consumption of external devices for personal computers using a power management coordinator
US5586308A (en) 1994-10-19 1996-12-17 Advanced Micro Devices, Inc. Clock control unit responsive to a power management state for clocking multiple clocked circuits connected thereto
US5517441A (en) 1994-12-14 1996-05-14 International Business Machines Corporation Content addressable memory circuitry and method of operation
US5471189A (en) 1994-12-14 1995-11-28 International Business Machines Corp. Comparator circuitry and method of operation
US5898879A (en) 1994-12-30 1999-04-27 Samsung Electronics Co., Ltd. Power consumption reducing apparatus in using no CPU bus system and method thereof
US5649222A (en) 1995-05-08 1997-07-15 Microsoft Corporation Method for background spell checking a word processing document
US5687382A (en) 1995-06-07 1997-11-11 Hitachi America, Ltd. High speed, reduced power memory system implemented according to access frequency
US5790877A (en) 1995-07-06 1998-08-04 Hitachi, Ltd. Method for controlling a processor for power-saving in a computer for executing a program, compiler medium and processor system
US6728959B1 (en) 1995-08-08 2004-04-27 Novell, Inc. Method and apparatus for strong affinity multiprocessor scheduling
US5594367A (en) * 1995-10-16 1997-01-14 Xilinx, Inc. Output multiplexer within input/output circuit for time multiplexing and high speed logic
US5659687A (en) 1995-11-30 1997-08-19 Electronics & Telecommunications Research Institute Device for controlling memory data path in parallel processing computer system
US5758133A (en) 1995-12-28 1998-05-26 Vlsi Technology, Inc. System and method for altering bus speed based on bus utilization
US5869979A (en) * 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
US5963219A (en) * 1996-08-21 1999-10-05 Samsung Electronics Co., Ltd. Method for storing and restoring data of a graphic device
US6216234B1 (en) 1996-11-13 2001-04-10 Intel Corporation Processor having execution core sections operating at different clock rates
US5862368A (en) 1996-12-11 1999-01-19 Dell Usa, L.P. Process to allow automatic microprocessor clock frequency detection and selection
US5951689A (en) 1996-12-31 1999-09-14 Vlsi Technology, Inc. Microprocessor power control system
US6804267B1 (en) 1997-10-25 2004-10-12 Centillium Communications, Inc. Transceiver training for DSL modems under TCM-ISDN interference
US6029170A (en) 1997-11-25 2000-02-22 International Business Machines Corporation Hybrid tree array data structure and method
US6061679A (en) 1997-11-25 2000-05-09 International Business Machines Corporation Creating and searching a data structure ordered by ranges of key masks associated with the data structure
US6266776B1 (en) 1997-11-28 2001-07-24 Kabushiki Kaisha Toshiba ACPI sleep control
US6678831B1 (en) 1997-12-11 2004-01-13 Hewlett-Packard Development Company, L.P. Managing power states in a computer system
US6040845A (en) 1997-12-22 2000-03-21 Compaq Computer Corp. Device and method for reducing power consumption within an accelerated graphics port target
US6034544A (en) * 1997-12-22 2000-03-07 Lattice Semiconductor Corporation Programmable input/output block (IOB) in FPGA integrated circuits
US6163583A (en) 1998-03-25 2000-12-19 Sony Corporation Of Japan Dynamic clocking apparatus and system for reducing power dissipation
US6169546B1 (en) 1998-04-01 2001-01-02 Microsoft Corporation Global viewer scrolling system
US6249284B1 (en) 1998-04-01 2001-06-19 Microsoft Corporation Directional navigation system in layout managers
US6169984B1 (en) 1998-04-01 2001-01-02 Microsoft Corporation Global incremental type search navigation directly from printable keyboard character input
US6057705A (en) * 1998-05-28 2000-05-02 Microchip Technology Incorporated Programmable pin designation for semiconductor devices
US6762768B2 (en) 1998-06-01 2004-07-13 Ati Technologies, Inc. Method and apparatus for rendering an object using texture variant information
US6134167A (en) 1998-06-04 2000-10-17 Compaq Computer Corporation Reducing power consumption in computer memory
US6178523B1 (en) 1998-06-12 2001-01-23 Philips Consumer Communications Lp Battery-operated device with power failure recovery
US6600575B1 (en) 1998-07-22 2003-07-29 Oki Data Corporation Clock supply circuit
US6212645B1 (en) 1998-10-09 2001-04-03 Mediaq Inc. Programmable and flexible power management unit
US6347370B1 (en) 1998-12-30 2002-02-12 Intel Corporation Method and system for pre-loading system resume operation data on suspend operation
US6538947B2 (en) 1999-07-12 2003-03-25 Mosaid Technologies Incorporated Method for multiple match detection in content addressable memories
US6523128B1 (en) 1999-08-31 2003-02-18 Intel Corporation Controlling power for a sleeping state of a computer to prevent overloading of the stand-by power rails by selectively asserting a control signal
US6243280B1 (en) 1999-09-09 2001-06-05 Netlogic Microsystems, Inc. Selective match line pre-charging in a partitioned content addressable memory array
US6191969B1 (en) 1999-09-09 2001-02-20 Net Logic Microsystems, Inc. Selective match line discharging in a partitioned content addressable memory array
US6191970B1 (en) 1999-09-09 2001-02-20 Netlogic Microsystems, Inc. Selective match line discharging in a partitioned content addressable memory array
US6717435B1 (en) * 1999-11-26 2004-04-06 Matsushita Electric Industrial Co., Ltd. Programmable logic device and programming method
US20010044909A1 (en) 2000-05-15 2001-11-22 Lg Electronics Inc. Method and apparatus for adjusting clock throttle rate based on usage of CPU
US6775776B1 (en) 2000-06-27 2004-08-10 Intel Corporation Biometric-based authentication in a nonvolatile memory device
US6754837B1 (en) 2000-07-17 2004-06-22 Advanced Micro Devices, Inc. Programmable stabilization interval for internal stop grant state during which core logic is supplied with clocks and power to minimize stabilization delay
US6765958B1 (en) * 2000-07-24 2004-07-20 Eric Morgan Dowling High-speed adaptive interconnect architecture
US6760850B1 (en) 2000-07-31 2004-07-06 Hewlett-Packard Development Company, L.P. Method and apparatus executing power on self test code to enable a wakeup device for a computer system responsive to detecting an AC power source
US20050015321A1 (en) 2000-08-30 2005-01-20 Susanne Vindekilde System and method for listing offerings of commercial paper and other interests
US6804763B1 (en) 2000-10-17 2004-10-12 Igt High performance battery backed ram interface
US6694451B2 (en) 2000-12-07 2004-02-17 Hewlett-Packard Development Company, L.P. Method for redundant suspend to RAM
US20030093702A1 (en) 2001-03-30 2003-05-15 Zheng Luo System on a chip with multiple power planes and associate power management methods
US7058834B2 (en) 2001-04-26 2006-06-06 Paul Richard Woods Scan-based state save and restore method and system for inactive state power reduction
US6845434B2 (en) 2001-05-01 2005-01-18 Benq Corporation Method for updating parametric data for use in data management system
US6845456B1 (en) 2001-05-01 2005-01-18 Advanced Micro Devices, Inc. CPU utilization measurement techniques for use in power management
US6990594B2 (en) 2001-05-02 2006-01-24 Portalplayer, Inc. Dynamic power management of devices in computer system by selecting clock generator output based on a current state and programmable policies
US20020172008A1 (en) 2001-05-15 2002-11-21 Mihalis Michael High-performance heat sink for printed circuit boards
US20030023825A1 (en) 2001-07-30 2003-01-30 Woo Steven C Consolidation of allocated memory to reduce power consumption
US6552596B2 (en) 2001-08-10 2003-04-22 Micron Technology, Inc. Current saving mode for input buffers
US20060226895A1 (en) 2001-09-19 2006-10-12 Renesas Technology Corporation Multiple circuit blocks with interblock control and power conservation
US7256232B2 (en) 2001-10-15 2007-08-14 Aluminium Pechiney Coating precursor and method for coating a substrate with a refractory layer
US6584003B1 (en) 2001-12-28 2003-06-24 Mosaid Technologies Incorporated Low power content addressable memory architecture
US6768659B2 (en) 2001-12-31 2004-07-27 Mosaid Technologies Incorporated Circuit and method for reducing power usage in a content addressable memory
US20030204761A1 (en) 2002-04-30 2003-10-30 D'alessio Samuel N. Power saving circuit
US20030204757A1 (en) 2002-04-30 2003-10-30 Flynn David Walter Power control signalling
US20030206164A1 (en) 2002-05-01 2003-11-06 Juenger Randall E. Dynamic switching of parallel termination for power management with DDR memory
US20030233525A1 (en) 2002-06-18 2003-12-18 Reeves Jay D. Procedure to reduce copy time for data backup from short-term to long-term memory
US6816809B2 (en) 2002-07-23 2004-11-09 Hewlett-Packard Development Company, L.P. Hardware based utilization metering
US6901298B1 (en) 2002-09-30 2005-05-31 Rockwell Automation Technologies, Inc. Saving and restoring controller state and context in an open operating system
US7043649B2 (en) 2002-11-20 2006-05-09 Portalplayer, Inc. System clock power management for chips with multiple processing modules
US20040128574A1 (en) 2002-12-31 2004-07-01 Franco Ricci Reducing integrated circuit power consumption
WO2004102623A2 (en) 2003-05-07 2004-11-25 Virtual Silicon Technology, Inc. Managing power on integrated circuits using power islands
US20040224728A1 (en) * 2003-05-09 2004-11-11 Sony Corporation Method and system for power save mode in wireless communication system
US7174472B2 (en) 2003-05-20 2007-02-06 Arm Limited Low overhead integrated circuit power down and restart
US7428644B2 (en) 2003-06-20 2008-09-23 Micron Technology, Inc. System and method for selective memory module power management
US7426647B2 (en) 2003-09-18 2008-09-16 Vulcan Portals Inc. Low power media player for an electronic device
US20050125705A1 (en) 2003-12-04 2005-06-09 Chih-Chuan Cheng [method for dynamically adjusting cpu requency]
US7401240B2 (en) 2004-06-03 2008-07-15 International Business Machines Corporation Method for dynamically managing power in microprocessor chips according to present processing demands
US7285980B2 (en) * 2004-07-27 2007-10-23 Stmicroelectronics Pvt. Ltd. Method and apparatus for multiplexing an integrated circuit pin
US7243318B1 (en) * 2004-08-30 2007-07-10 Sprint Communications Company L.P. Integrated test processor (ITP) for a system on chip (SOC) that includes a network on chip (NOC)
US7631117B2 (en) * 2004-10-29 2009-12-08 Hitachi Global Storage Technologies Netherlands B.V. Method for communicating between host and storage device, storage device, host, and system comprising storage device and host
US7529958B2 (en) 2004-11-15 2009-05-05 Charles Roth Programmable power transition counter
US7698586B2 (en) * 2005-01-31 2010-04-13 Samsung Electronics Co., Ltd. System and apparatus for allowing data of a module in power saving mode to remain accessible
US20060184808A1 (en) 2005-02-14 2006-08-17 Chua-Eoan Lew G Distributed supply current switch circuits for enabling individual power domains
US7187205B2 (en) 2005-02-25 2007-03-06 Freescale Semiconductor, Inc. Integrated circuit storage element having low power data retention and method therefor
US7372298B2 (en) * 2005-03-29 2008-05-13 Realtek Semiconductor Corp. Chip with adjustable pinout function and method thereof
US7434072B2 (en) 2005-04-25 2008-10-07 Arm Limited Integrated circuit power management control
US7599317B2 (en) * 2006-04-14 2009-10-06 Motorola, Inc. Method and apparatus for prediction of a connection identifier in a downlink burst
US20070300092A1 (en) 2006-06-12 2007-12-27 Hitachi, Ltd. Semiconductor apparatus
US7739533B2 (en) 2006-09-22 2010-06-15 Agere Systems Inc. Systems and methods for operational power management
US20080082847A1 (en) * 2006-09-28 2008-04-03 Samsung Electronics Co., Ltd. System-on-chip embodying sleep mode by using retention input/output device
US7583104B2 (en) 2006-12-12 2009-09-01 Microchip Technology Incorporated Maintaining input and/or output configuration and data state during and when coming out of a low power mode
US7624215B2 (en) 2007-12-19 2009-11-24 Arm Limited Interrupt controller
GB2457170A (en) 2008-02-11 2009-08-12 Nvidia Corp Power optimization for an integrated circuit having power domains and power islands

Non-Patent Citations (29)

* Cited by examiner, † Cited by third party
Title
"About Viewlink CSS Inheritance," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink-ovw-css.asp, pp. 1-3, Dec. 17, 2002.
"About Viewlink CSS Inheritance," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink—ovw—css.asp, pp. 1-3, Dec. 17, 2002.
"About Viewlink Event Routing," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink-ovw-events.asp, pp. 1-3, Dec. 17, 2002.
"About Viewlink Event Routing," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink—ovw—events.asp, pp. 1-3, Dec. 17, 2002.
"Benefits of using ViewLink," http://msdn.microsoft.com/workshop/samples/author/behaviors/overview/vlcomparison.htm, p. 1, Dec. 17, 2002.
"Microsoft Brandishes its Trident," http://news.com.com/2100-1001-239879.html?tag=mainstry, pp. 1-2, Oct. 21, 1996.
"splay tree," http://searchdatabase.techtarget.com/sDefinition/0,,sid13-gci511191,00.html, pp. 1-3, Feb. 12, 2002.
"splay tree," http://searchdatabase.techtarget.com/sDefinition/0,,sid13—gci511191,00.html, pp. 1-3, Feb. 12, 2002.
"Viewlink Behaviors," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink-ovw-entry.asp, pp. 1, Dec. 17, 2002.
"Viewlink Behaviors," http://msdn.microsoft.com/workshop/author/behaviors/overview/viewlink—ovw—entry.asp, pp. 1, Dec. 17, 2002.
"W3C, Xforms 1.0, W3C Working Draft," http://www.w2.org/TR/2002/WD-xforms-20020118, pp. 1-97, Jan. 18, 2002.
"What is XUL?" Chapter 1, pp. 1-18, Jul. 10, 2001.
"XBL-XML Binding Language," http://www.w3.org/TR/xbl/, Hyatt (ed.), pp. 1-35, Feb. 23, 2001.
"Xforms-The Next Generation of Web Forms," http://www.w3.org/MarkUp/Forms/, pp. 1-6, 2001.
"Xforms—The Next Generation of Web Forms," http://www.w3.org/MarkUp/Forms/, pp. 1-6, 2001.
Application As Filed; U.S. Appl. No. 12/029,404; Brian Smith et al., Filed Feb. 11, 2008.
Application As Filed; U.S. Appl. No. 12/029,442; Brian Smith et al., Filed Feb. 11, 2008.
Application As Filed; U.S. Appl. No. 12/101,028; Brian Smith et al., Filed Apr. 10, 2008.
Application As Filed; U.S. Appl. No. 12/101,055; Tom Verveure; Filed Apr. 10, 2008.
Henrich, "A Hybrid Split Strategy for k-d-Tree Based Access Structures," ACM Proceedings of the Fourth ACM Workshop on Advances in Geographic Information Systems, pp. 1-8, 1997.
IEEE Journal of Solid-State Circuits, vol. 42, No. 1, Jan. 2007.
Khuller et al., "Graph and Network Algorithms," The Computer Science ad Engineering Handbook, Tucker, Jr. (ed.), pp. 203-225, 1997.
Manohararajah, "Parallel Alpha-Beta Search on Shared Memory Multiprocessors," pp. 1-92, Apr. 24, 2002.
McEneaney, "Visualizing and Assessing Navigation in Hypertext," ACM Proceedings of the Tenth ACM Conference on Hypertext and Hypermedia: Returning to our Diverse Roots, pp. 61-70, 1999.
Samet, The Design and Analysis of Spatial Data Structures, Addison-Wesley, Reading, MA, pp. 240-257, 1990.
Tamassia et al., "Data Structures," The Computer Science and Engineering Handbook, Tucker, Jr. (ed.), pp. 86-110, 1997.
Turbak, "Slivers: computational Modularity via Synchronized Lazy Aggregates," http://nike.wellesley.edu/~fturbak/pubs/phd/, pp. 1-2, Apr. 24, 2002.
Turbak, "Slivers: computational Modularity via Synchronized Lazy Aggregates," http://nike.wellesley.edu/˜fturbak/pubs/phd/, pp. 1-2, Apr. 24, 2002.
Yao, "Tree Structures Construction Using Key Densities," ACM Proceedings of the 1975 Annual Conference, pp. 337-342, 1975.

Cited By (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9209792B1 (en) 2007-08-15 2015-12-08 Nvidia Corporation Clock selection system and method
US9088176B2 (en) 2007-12-17 2015-07-21 Nvidia Corporation Power management efficiency using DC-DC and linear regulators in conjunction
US20090153108A1 (en) * 2007-12-17 2009-06-18 Neil Hendin Power management efficiency using DC-DC and linear regulators in conjunction
US9411390B2 (en) 2008-02-11 2016-08-09 Nvidia Corporation Integrated circuit device having power domains and partitions based on use case power optimization
US9423846B2 (en) 2008-04-10 2016-08-23 Nvidia Corporation Powered ring to maintain IO state independent of the core of an integrated circuit device
US8762759B2 (en) 2008-04-10 2014-06-24 Nvidia Corporation Responding to interrupts while in a reduced power state
US20140181769A1 (en) * 2008-04-10 2014-06-26 Nvidia Corporation Netlist cell identification and classification to reduce power consumption
US9305128B2 (en) * 2008-04-10 2016-04-05 Nvidia Corporation Netlist cell identification and classification to reduce power consumption
US8595518B2 (en) * 2010-03-15 2013-11-26 Sharp Kabushiki Kaisha Semiconductor integrated circuit and electronic information device
US20110254597A1 (en) * 2010-03-15 2011-10-20 Sharp Kabushiki Kaisha Semiconductor integrated circuit and electronic information device
US8513979B2 (en) * 2010-12-02 2013-08-20 Realtek Semiconductor Corp. Integrated circuit and related controlling method
US20120139605A1 (en) * 2010-12-02 2012-06-07 Chung-Chang Lin Integrated circuit and related controlling method
US9773344B2 (en) 2012-01-11 2017-09-26 Nvidia Corporation Graphics processor clock scaling based on idle time
US9471395B2 (en) 2012-08-23 2016-10-18 Nvidia Corporation Processor cluster migration techniques
US9742396B2 (en) 2012-09-05 2017-08-22 Nvidia Corporation Core voltage reset systems and methods with wide noise margin
US9811874B2 (en) 2012-12-31 2017-11-07 Nvidia Corporation Frame times by dynamically adjusting frame buffer resolution
US20150356037A1 (en) * 2014-06-05 2015-12-10 Microchip Technology Incorporated Device And Method To Assign Device Pin Ownership For Multi-Processor Core Devices
US9921982B2 (en) * 2014-06-05 2018-03-20 Microchip Technology Incorporated Device and method to assign device pin ownership for multi-processor core devices
US9385690B1 (en) 2015-08-09 2016-07-05 Freescale Semiconductor, Inc. Integrated circuit with multiplexed I/O pads
US9690359B2 (en) 2015-08-26 2017-06-27 Qualcomm Incorporated Power multiplexer for integrated circuit power grid efficiency

Also Published As

Publication number Publication date
TWI412924B (en) 2013-10-21
TW200941208A (en) 2009-10-01
GB2455862B (en) 2010-06-16
US20090153211A1 (en) 2009-06-18
GB0821522D0 (en) 2008-12-31
GB2455862A (en) 2009-06-24

Similar Documents

Publication Publication Date Title
KR100430769B1 (en) Clock Frequency Change Circuit
KR100358889B1 (en) Suitable integrated processor system to the hand-held personal information device
US6782472B2 (en) Method of initializing a memory controller by executing software in a second memory to wake up a system
US5630143A (en) Microprocessor with externally controllable power management
US7308587B2 (en) Method and apparatus for preventing the transitioning of computer system power modes while the system is in motion
US6853239B2 (en) Multiple circuit blocks with interblock control and power conservation
US7725750B2 (en) Method of transitioning between active mode and power-down mode in processor based system
US7039755B1 (en) Method and apparatus for powering down the CPU/memory controller complex while preserving the self refresh state of memory in the system
US7529958B2 (en) Programmable power transition counter
US5586332A (en) Power management for low power processors through the use of auto clock-throttling
US5860125A (en) Integrated circuit including a real time clock, configuration RAM, and memory controller in a core section which receives an asynchronous partial reset and an asynchronous master reset
EP2434370A2 (en) Methods and systems for power management in a data processing system
US9384009B2 (en) Dynamic core swapping
US5721937A (en) Method and apparatus for reducing power consumption in a computer system by placing the CPU in a low power mode
KR101889756B1 (en) Power efficient processor architecture
US6748548B2 (en) Computer peripheral device that remains operable when central processor operations are suspended
CN1163813C (en) Power controlling circuit possessing computer system with several power source management state
US7206944B2 (en) Electrical apparatus, computer, and power switching method
US8868945B2 (en) Device having multiple graphics subsystems and reduced power consumption mode, software and methods
JP5410109B2 (en) Power control system and power control method
US20070162648A1 (en) DMA Controller With Self-Detection For Global Clock-Gating Control
JP5427187B2 (en) Driver architecture, software and method for computing devices having multiple graphics subsystems and low power consumption modes
EP0860052B1 (en) An input/output driver circuit for isolating with minimal power consumption a peripheral component from a core section
US20170115712A1 (en) Server on a Chip and Node Cards Comprising One or More of Same
US8909956B2 (en) Method for managing and controlling the low power modes for an integrated circuit device

Legal Events

Date Code Title Description
AS Assignment

Owner name: NVIDIA CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HENDIN, NEIL;NAJAM, ZAHID;LE PROVOST, STEPHANE;AND OTHERS;REEL/FRAME:020971/0841;SIGNING DATES FROM 20080208 TO 20080425

Owner name: NVIDIA CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HENDIN, NEIL;NAJAM, ZAHID;LE PROVOST, STEPHANE;AND OTHERS;SIGNING DATES FROM 20080208 TO 20080425;REEL/FRAME:020971/0841

STCF Information on status: patent grant

Free format text: PATENTED CASE

FPAY Fee payment

Year of fee payment: 4