CN101950729A - Wafer level packaging of electronic component and manufacturing method thereof - Google Patents
Wafer level packaging of electronic component and manufacturing method thereof Download PDFInfo
- Publication number
- CN101950729A CN101950729A CN 201010229517 CN201010229517A CN101950729A CN 101950729 A CN101950729 A CN 101950729A CN 201010229517 CN201010229517 CN 201010229517 CN 201010229517 A CN201010229517 A CN 201010229517A CN 101950729 A CN101950729 A CN 101950729A
- Authority
- CN
- China
- Prior art keywords
- electronic component
- wafer
- insulating barrier
- level packaging
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
Landscapes
- Solid State Image Pick-Up Elements (AREA)
Abstract
The invention provides a wafer level packaging of an electronic component and a manufacturing method thereof. The manufacturing method for the wafer level packaging of the electronic component comprises the following steps of: providing a semiconductor wafer which comprises a plurality of electronic component chips thereon; adhering the semiconductor wafer to a bearing substrate and thinning the back surface of the semiconductor wafer; etching the back surface of the semiconductor wafer to form a first groove; correspondingly depositing an insulating layer on the back surface of the semiconductor wafer; etching the insulating layer at the bottom of the first groove to form a second groove; sequentially removing the insulating layer at the bottom of the groove and an interlayer dielectric layer and exposing a part of the surface of a contact pad; correspondingly depositing a conductive layer on the back surface of the semiconductor wafer; and patterning the conductive layer, then forming an S-shaped connecting line together with the contact pad, and forming an outer lead and a welding lug. Since the formed conductive layer and the formed contact pad in the invention have larger contact area, the conductivity and the cohesiveness of a T-shaped connecting line are improved, and the process qualification rate is enhanced.
Description
The application be that September 5, application number in 2007 are 200710149797.1 the applying date, denomination of invention divides an application for the Chinese patent application of " wafer-level packaging of electronic component and manufacture method thereof ".
Technical field
The present invention relates to the wafer-level packaging of electronic component, particularly a kind of wafer-level packaging of cmos image sensor and manufacture method thereof.
Background technology
CMOS (Complementary Metal Oxide Semiconductor) field-effect transistor image sensor (CMOS image sensor) has been widely used in many applications, and for example static digital camera (digital still camera, DSC).Above-mentioned application is mainly utilized active pixel array or image sensing unit (image sensor cell) array, comprises the optical diode element, converts numerical data to the image luminous energy with incident.
The wafer-level package of conditional electronic element (chip scale package is called for short CSP) is designed for chip upside-down mounting type and engages (flip chip bonding) on the carrying substrate, for example package substrate, module substrate or printed circuit board (PCB) (PCB).When carrying out flip-chip bond (flip chip bonding) processing step, need soldering projection, weld stud or other terminals on the encapsulation object are engaged on the coupling contact mat that carries on the substrate.Terminal contact behind the joint can provide the encapsulation object and carry the physical connection between the substrate and be electrically connected.
In order to solve the contact mat engagement problems of known technology, industry develops a kind of technology of shell-type semiconductor element wafer-level packaging.For example, No. 6,792,480, United States Patent (USP) US and disclose the technology that discloses a kind of wafer-level packaging of semiconductor element for US2001/0018236 number in early days.Provide T shape line between the contacting of substrate contact mat and crystal grain.Figure 1A shows the generalized section of the cmos image sensor of traditional wafer scale assembling.Figure 1B shows the partial enlarged drawing of the cmos image sensor of Figure 1A.See also Figure 1A, the cmos image sensing element packaging body comprises the bearing structure of transparent substrates 24 as wafer-level package, bonding cmos image sensor crystal grain 12 on it, and it comprises the sensing region with microlens array 10, as the image sensing face.Distance piece 26 is arranged between transparent substrates 24 and the cmos image sensor crystal grain 12, to define hole 30. Adhesive layer 14,28 is formed on the substrate, with 12 sealings of cmos image sensor crystal grain.Optical texture 16 is arranged on the adhesive layer 14, to strengthen this crystal grain class encapsulation structure.T shape line comprises conductor structure 18, and an end of conductor structure 18 connects contact mat 22, and a plurality of terminals that extend on this wafer-level package from the crystal grain circuit contact.Ball grid array (ball grid array) 20 is formed in the terminal contact of crystal grain level encapsulation.
See also Figure 1B,, easily cause and the reliability issues generation such as peel off because conductor structure 18 and the contact-making surface 18a between the contact mat 22 of T shape line is little.
In view of this, industry needs a kind of integrated circuit component package design, improves conductor structure and the caking property between the contact mat and the conductivity of T shape line.
Summary of the invention
The invention provides a kind of wafer-level packaging and manufacture method thereof of electronic component.Contact mat part and conductive layer contact area partly in T shape line form step structure, improve the caking property and the conductivity of improving T shape line of contact mat and conductive layer.
The invention provides a kind of manufacture method of wafer-level packaging of electronic component, comprising: semiconductor crystal wafer is provided, comprises a plurality of electronic component chips on it; This semiconductor crystal wafer and carrying substrate and the back side of this semiconductor crystal wafer of thinning bond; The back side of this semiconductor crystal wafer of etching is to form first groove; Compliance ground depositing insulating layer is in the back side of this semiconductor crystal wafer; The insulating barrier of this channel bottom of etching is to form second groove; Remove this insulating barrier and the interlayer dielectric layer (ILD) of this first channel bottom of layer in regular turn, and expose the part surface of contact mat; Compliance ground deposits a conductive layer in the back side of this semiconductor crystal wafer, and with behind its patterning, forms S shape line with this contact mat; And formation outer lead and soldering projection.
According to the manufacture method of the wafer-level packaging of electronic component of the present invention, wherein this electronic component chip comprises the complement metal oxide semiconductor image sensor.
According to the manufacture method of the wafer-level packaging of electronic component of the present invention, wherein this carrying substrate is a transparent substrates, comprises eyeglass level glass or quartz.
Manufacture method according to the wafer-level packaging of electronic component of the present invention wherein forms this insulating barrier step and comprises spraying process, sputtering method, print process, rubbing method or spin-coating method.
According to the manufacture method of the wafer-level packaging of electronic component of the present invention, wherein the material of this insulating barrier comprises epoxy resin, pi, resin, silica, metal oxide or silicon nitride.
Manufacture method according to the wafer-level packaging of electronic component of the present invention, after forming this insulating barrier step, also comprise and form patterned mask layer on this insulating barrier, and expose this insulating barrier of this channel bottom, utilize this mask layer to stop again, this insulating barrier of this channel bottom of etching and this ILD layer in regular turn are until spacer structure, to form this second groove.
According to the manufacture method of the wafer-level packaging of electronic component of the present invention, wherein the part surface of this contact mat that exposes comprises vertical component and horizontal component.
The present invention provides a kind of packaging body of electronic component in addition, comprise: at least one electronic component chip, with carrying substrate subtend bonding, wherein said electronic component chip comprises that contact mat and interlayer dielectric layer cover this electronic component chip, expose the vertical component and the horizontal component of this contact mat; And conductive layer, being arranged at outside the packaging body of this electronic component, this vertical component and this horizontal component that contact this contact mat in compliance ground exposes constitute S shape and are electrically connected; Wherein this S shape is electrically connected a plurality of contact terminals at the packaging body back side that extends to this electronic component.
According to the packaging body of electronic component of the present invention, wherein this electronic component chip comprises the complement metal oxide semiconductor image sensing apparatus.
According to the packaging body of electronic component of the present invention, wherein this carrying substrate is a transparent substrates, comprises eyeglass level glass or quartz.
Utilization of the present invention removes the insulating barrier of channel bottom in regular turn and removes the step of interlayer dielectric layer (ILD), the vertical plane and the horizontal plane that expose contact mat, the conductive layer that causes follow-up formation is lined with bigger contact area with contacting, and improves the conductivity and the caking property of T shape line, promotes the technology qualification rate.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, preferred embodiment cited below particularly, and conjunction with figs. are described in detail below:
Description of drawings
Figure 1A shows the generalized section of the cmos image sensor of traditional wafer scale assembling;
Figure 1B shows the partial enlarged drawing of the cmos image sensor of Figure 1A;
Fig. 2 shows the flow chart according to the manufacture method of the wafer-level packaging of the electronic component of the embodiment of the invention; And
The generalized section of each step in the manufacture method of the wafer-level packaging of the cmos image sensor of Fig. 3 A-Fig. 3 I demonstration embodiment of the invention.
Wherein, description of reference numerals is as follows:
Known portions (Figure 1A～Figure
1B)
10～microlens array; 12～cmos image sensor crystal grain;
14,28～adhesive layer; 16～optical texture;
18～conductor structure; 18a～contact-making surface;
20～ball grid array; 22～contact mat;
24～transparent substrates; 26～distance piece;
30～hole.
The present invention's part (Fig. 2～Fig. 3 I)
S200-S290～processing step;
300a, 300b～cmos image sensor packaging body;
305～the first grooves;
306～the second grooves;
310～semiconductor crystal wafer;
Semiconductor crystal wafer after 310 '～thinning;
320～transparent substrates;
325～distance piece;
330～hole;
335a, 335b～contact mat;
340～interlayer dielectric layer;
350a, 350b～microlens array;
360～insulating barrier;
370～conductive layer;
380～ball grid array;
V～vertical contact portion;
H～horizontal contact section branch.
Embodiment
Below describe and be accompanied by the example of description of drawings in detail with each embodiment, as reference frame of the present invention.In accompanying drawing or specification description, similar or identical part is all used identical figure number.And in the accompanying drawings, the shape of embodiment or thickness can enlarge, and to simplify or convenient the sign.Moreover, the part of each element will be to describe explanation respectively in the accompanying drawing, it should be noted that, element not shown in the figures or describe, for having the form of knowing usually known to the knowledgeable in the affiliated technical field, in addition, only for disclosing the ad hoc fashion that the present invention uses, it is not in order to limit the present invention to certain embodiments.
Fig. 2 shows the flow chart according to the manufacture method of the wafer-level packaging of the electronic component of the embodiment of the invention.The semiconductor crystal wafer (step S200) of tool integrated circuit component at first, is provided.A plurality of electronic components, for example cmos image sensor and corresponding lens arrangement are formed on the semiconductor crystal wafer.Then, in step S210, the semiconductor crystal wafer subtend is bonded on the package substrate.In step S220, with the back side thinning of semiconductor crystal wafer, in order to more frivolous packaging body.Then, the back etched of semiconductor crystal wafer is formed first groove (S230), expose interlayer dielectric (ILD) layer of cmos image sensor element.Then, compliance ground depositing insulating layer is in the back side of semiconductor crystal wafer (S240).Then, see also step S250, remove the partial insulative layer and the ILD layer of channel bottom, forming second groove, and go deep into spacer structure.In step S260, remove the insulating barrier and the ILD layer of first channel bottom in regular turn, and expose the vertical plane and the horizontal plane of contact mat.Then, compliance ground depositing conducting layer, and with its patterning, to form S shape line (S270).Then, form outer lead and soldering projection and finish the wafer-level packaging (S280, S290) of electronic component.
The principal character of the embodiment of the invention and scheme are the steps of utilizing the insulating barrier that removes channel bottom in regular turn and removing interlayer dielectric layer (ILD), the vertical plane and the horizontal plane that expose contact mat, the conductive layer that causes follow-up formation is lined with bigger contact area with contacting, improve the conductivity and the caking property of T shape line, promote the technology qualification rate.
The generalized section of each step in the manufacture method of the wafer-level packaging of the cmos image sensor of Fig. 3 A-Fig. 3 I demonstration embodiment of the invention.See also Fig. 3 A, the bearing structure of transparent substrates 320 as wafer-level packaging is provided.The material of transparent substrates 320 comprises eyeglass level glass or quartz.Semiconductor crystal wafer 310 has formed the internal circuit of a plurality of cmos image sensors and microlens array 350a, the 350b of correspondence, as the image sensing face on it.The internal circuit of each cmos image sensor is electrically connected to contact mat 335a, 335b, and interlayer dielectric layer 340 is arranged on the internal circuit and microlens array 350a, 350b of cmos image sensor, as protective layer.
Then,, distance piece 325 is set therebetween, makes between the interlayer dielectric layer 340 of cmos image sensor and the transparent substrates 320 to have hole 330 semiconductor crystal wafer 310 and transparent substrates 320 subtends bonding.
See also Fig. 3 B, in order to meet advanced packaging technology and to form more frivolous packaging body, the back side thinning of semiconductor crystal wafer 310 is become preset thickness 310 '.The thinning step comprises technologies such as grinding, cmp and etch-back.
See also Fig. 3 C,, be etched into and have first groove 305, manifest ILD layer 340 in wherein with the 310 ' patterning of the semiconductor crystal wafer after the thinning.For example, with photoetching and etch process, with the back etched of semiconductor crystal wafer 310 ', till exposing ILD layer 340.Then, compliance ground depositing insulating layer 360 is in the back side of semiconductor crystal wafer 310 '.Insulating barrier 360 can be by chemical vapour deposition technique (CVD), physical vaporous deposition (PVD), sputtering method, print process, and ink-jet method, immersion plating, spraying process (spray coating) or method of spin coating form.The material of insulating barrier 360 comprises epoxy resin, pi, resin, silica, metal oxide or silicon nitride.
Then, see also Fig. 3 D, remove the partial insulative layer 360 and the ILD layer 340 of first groove, 305 bottoms, in the distance piece 325 that gos deep into part, to form second groove 306.For example form the mask layer (not shown) and expose insulating barrier 360 zones of desiring to remove, impose etching step again the insulating barrier 360 of groove 305 bottoms is removed with ILD layer 340.After forming the second ditch layer 306, mask layer is removed.
See also Fig. 3 E, then remove the insulating barrier 360 and ILD layer 340 of first groove, 305 base sections in regular turn, and expose contact mat 335a, 335b.It should be noted that the above-mentioned step that removes utilizes etching step to extend along the sidewall of first groove 306, till exposing contact mat 335a, 335b.For example, in second groove 306, contact mat 335a exposes vertical component v and horizontal component h, shown in Fig. 3 G.
See also Fig. 3 F, compliance ground depositing conducting layer 370, and with its patterning, to form the S shape line that constitutes by contact mat 335a, 335b and conductive layer 370.According to the embodiment of the invention, because in second groove 306, contact mat forms ledge structure and comprises that vertical contact portion v and horizontal contact section divide h, makes subsequent deposition conductive layer 370, between the preferable adherence of generation.Moreover, because the contact area of conductive layer 370 and contact mat 335a, 335b increases, make the conductivity of contact point be improved, shown in Fig. 3 G again.
See also Fig. 3 H, then form in the terminal contact that ball grid array 380 is formed at semiconductor packages.For example soldered ball mask layer (not shown) is formed in the encapsulation of crystal grain level, exposes the terminal contact area of reservation.Then, form welded ball array 380 on the terminal contact area that exposes.Then, the wafer level packaging structure along line of cut C cuts above-mentioned cmos image sensor makes it be separated into independently cmos image sensor packaging body 300a, 300b, shown in Fig. 3 I.In addition, the manufacture method of the wafer scale assembling structure of the embodiment of the invention still comprises other members and processing step, should be those skilled in the art and understands, and for asking simple and clear event, omits disclosing of correlative detail at this.
Though the foregoing description is the example explanation with the wafer-level package of cmos image sensor, right non-in order to limit the present invention, the wafer-level package of other electronic components comprises that integrated circuit component, photoelectric cell (optoelectronic device), microcomputer electric component (micro-electromechanical device) or surface acoustic wave element (surface acoustic wave device) all can be applicable in the embodiments of the invention.
Though the present invention with preferred embodiment openly as above; so it is not in order to limit scope of the present invention; any those skilled in the art; without departing from the spirit and scope of the present invention; when can making a little variation and modification, so protection scope of the present invention is as the criterion when looking the accompanying Claim person of defining.
Claims (9)
1. the manufacture method of the wafer-level packaging of an electronic component comprises:
Semiconductor crystal wafer is provided, comprises a plurality of electronic component chips on it;
Described semiconductor crystal wafer and carrying substrate and the back side of the described semiconductor crystal wafer of thinning bond;
The back side of the described semiconductor crystal wafer of etching is to form first groove;
Compliance ground depositing insulating layer is in the back side of described semiconductor crystal wafer;
The insulating barrier of described first channel bottom of etching is to form second groove;
Remove the described insulating barrier and the interlayer dielectric layer of described first channel bottom in regular turn, and expose the part surface of contact mat, described part surface comprises vertical component and horizontal component;
Compliance ground depositing conducting layer is in the back side of described semiconductor crystal wafer, and with behind its patterning, forms S shape line with described contact mat; And
Form outer lead and soldering projection.
2. the manufacture method of the wafer-level packaging of electronic component as claimed in claim 1, wherein said electronic component chip comprises the complement metal oxide semiconductor image sensor.
3. the manufacture method of the wafer-level packaging of electronic component as claimed in claim 1, wherein said carrying substrate is a transparent substrates, comprises eyeglass level glass or quartz.
4. the manufacture method of the wafer-level packaging of electronic component as claimed in claim 1 wherein forms described insulating barrier step and comprises spraying process, sputtering method, print process, rubbing method or spin-coating method.
5. the manufacture method of the wafer-level packaging of electronic component as claimed in claim 1, the material of wherein said insulating barrier comprises epoxy resin, pi, resin, silica, metal oxide or silicon nitride.
6. the manufacture method of the wafer-level packaging of electronic component as claimed in claim 1, after forming described insulating barrier step, also comprise and form patterned mask layer on described insulating barrier, and expose the described insulating barrier of described first channel bottom, utilize described mask layer to stop again, the described insulating barrier of described first channel bottom of etching in regular turn and described interlayer dielectric layer are until spacer structure, to form described second groove.
7. the packaging body of an electronic component comprises:
At least one electronic component chip, with carrying substrate subtend bonding, wherein said electronic component chip comprises that contact mat and interlayer dielectric layer cover described electronic component chip, expose the vertical component and the horizontal component of described contact mat; And
Conductive layer is arranged at outside the packaging body of described electronic component, and described vertical component and described horizontal component that contact described contact mat in compliance ground exposes constitute S shape and be electrically connected;
Wherein said S shape is electrically connected a plurality of contact terminals at the packaging body back side that extends to described electronic component.
8. the packaging body of electronic component as claimed in claim 7, wherein said electronic component chip comprises the complement metal oxide semiconductor image sensing apparatus.
9. the packaging body of electronic component as claimed in claim 7, wherein said carrying substrate is a transparent substrates, comprises eyeglass level glass or quartz.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010229517 CN101950729B (en) | 2007-09-05 | 2007-09-05 | Wafer level packaging of electronic component and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010229517 CN101950729B (en) | 2007-09-05 | 2007-09-05 | Wafer level packaging of electronic component and manufacturing method thereof |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200710149797.1A Division CN101383299B (en) | 2007-09-05 | 2007-09-05 | Wafer level package of electronic element and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101950729A true CN101950729A (en) | 2011-01-19 |
| CN101950729B CN101950729B (en) | 2012-09-26 |
Family
ID=43454171
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010229517 Expired - Fee Related CN101950729B (en) | 2007-09-05 | 2007-09-05 | Wafer level packaging of electronic component and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101950729B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102280433A (en) * | 2011-08-19 | 2011-12-14 | 苏州晶方半导体科技股份有限公司 | Encapsulation structure and encapsulation method for wafer-level die sizes |
| CN103187312A (en) * | 2011-12-28 | 2013-07-03 | 中国科学院上海微系统与信息技术研究所 | Fabrication method of rewiring layer in wafer level packaging structure and wafer level packaging structure |
| CN103325696A (en) * | 2012-03-21 | 2013-09-25 | 矽品精密工业股份有限公司 | Method for manufacturing wafer level semiconductor package and method for manufacturing wafer level package substrate |
| CN103420322A (en) * | 2012-05-22 | 2013-12-04 | 精材科技股份有限公司 | Chip package and method for forming the same |
| CN113097239A (en) * | 2019-12-23 | 2021-07-09 | 豪威科技股份有限公司 | Image sensor package |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4753170B2 (en) * | 2004-03-05 | 2011-08-24 | 三洋電機株式会社 | Semiconductor device and manufacturing method thereof |
| JP4322181B2 (en) * | 2004-07-29 | 2009-08-26 | 三洋電機株式会社 | Manufacturing method of semiconductor device |
-
2007
- 2007-09-05 CN CN 201010229517 patent/CN101950729B/en not_active Expired - Fee Related
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102280433A (en) * | 2011-08-19 | 2011-12-14 | 苏州晶方半导体科技股份有限公司 | Encapsulation structure and encapsulation method for wafer-level die sizes |
| CN102280433B (en) * | 2011-08-19 | 2013-04-17 | 苏州晶方半导体科技股份有限公司 | Encapsulation structure and encapsulation method for wafer-level die sizes |
| CN103187312A (en) * | 2011-12-28 | 2013-07-03 | 中国科学院上海微系统与信息技术研究所 | Fabrication method of rewiring layer in wafer level packaging structure and wafer level packaging structure |
| CN103325696A (en) * | 2012-03-21 | 2013-09-25 | 矽品精密工业股份有限公司 | Method for manufacturing wafer level semiconductor package and method for manufacturing wafer level package substrate |
| CN103325696B (en) * | 2012-03-21 | 2016-09-07 | 矽品精密工业股份有限公司 | Method for manufacturing wafer level semiconductor package and method for manufacturing wafer level package substrate |
| CN103420322A (en) * | 2012-05-22 | 2013-12-04 | 精材科技股份有限公司 | Chip package and method for forming the same |
| CN103420322B (en) * | 2012-05-22 | 2016-02-03 | 精材科技股份有限公司 | Wafer encapsulation body and forming method thereof |
| CN113097239A (en) * | 2019-12-23 | 2021-07-09 | 豪威科技股份有限公司 | Image sensor package |
| CN113097239B (en) * | 2019-12-23 | 2024-01-16 | 豪威科技股份有限公司 | Image sensor package |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101950729B (en) | 2012-09-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7981727B2 (en) | Electronic device wafer level scale packages and fabrication methods thereof | |
| US7524753B2 (en) | Semiconductor device having through electrode and method of manufacturing the same | |
| CN100576554C (en) | Image sensing element packaging body and preparation method thereof | |
| US7442642B2 (en) | Method of forming electrode for semiconductor device | |
| TWI382477B (en) | Electronic device wafer level scale packages and fabrication methods thereof | |
| CN102856336B (en) | Wafer encapsulation body and forming method thereof | |
| EP1662564B1 (en) | Semiconductor package and manufacturing method thereof | |
| US7528420B2 (en) | Image sensing devices and methods for fabricating the same | |
| US8174090B2 (en) | Packaging structure | |
| CN102201383B (en) | Electronic device package and fabricating method thereof | |
| US7303400B2 (en) | Package of a semiconductor device with a flexible wiring substrate and method for the same | |
| CN101950729B (en) | Wafer level packaging of electronic component and manufacturing method thereof | |
| TWI442535B (en) | Electronics device package and fabrication method thereof | |
| US20080083965A1 (en) | Wafer level chip scale package of image sensor and manufacturing method thereof | |
| CN107369695B (en) | Chip package and method for manufacturing the same | |
| CN101383299B (en) | Wafer level package of electronic element and manufacturing method thereof | |
| WO2008143461A2 (en) | Wafer level chip scale package of an image sensor by means of through hole interconnection and method for manufacturing the same | |
| CN100413067C (en) | Chip encapsulation structure and its crystal encapsulation forming method | |
| CN101383300B (en) | Wafer level package of electronic element and manufacturing method thereof | |
| KR100747610B1 (en) | Image sensor and method of manufacturing the same |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120926 Termination date: 20180905 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |