CN101908324A - Method for driving thin film transistor display having three-gate pixel structure - Google Patents
Method for driving thin film transistor display having three-gate pixel structure Download PDFInfo
- Publication number
- CN101908324A CN101908324A CN2009101469133A CN200910146913A CN101908324A CN 101908324 A CN101908324 A CN 101908324A CN 2009101469133 A CN2009101469133 A CN 2009101469133A CN 200910146913 A CN200910146913 A CN 200910146913A CN 101908324 A CN101908324 A CN 101908324A
- Authority
- CN
- China
- Prior art keywords
- pixel
- time
- sub
- source electrode
- electrode line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a method for driving a thin film transistor liquid crystal display having a three-gate pixel structure. The driving method comprises the following steps of: providing a transformational common voltage; after the polarity of the common voltage is transformed, turning on a first gate line so as to allow a source line to charge a first sub-pixel for first write time; after the first gate line is turned off, turning on a second gate line so as to allow the source line to charge a second sub-pixel for second write time; after the second gate line is turned off, turning on a third gate line so as to allow the source line to charge a third sub-pixel for the second write time; and adjusting the first write time to fully charge the first sub-pixel so as to further improve deviation on color display.
Description
Technical field
The invention relates to a kind of driving method of TFT thin film transistor monitor, more particularly, relate to a kind of driving method of TFT thin film transistor monitor of three-gate pixel structure.
Background technology
(Thin Film Transistor, TFT) drive pattern of the dot structure of LCD mainly can be divided into two kinds of single lock type (single-gate) dot structure and three lock type (tri-gate) dot structures to thin film transistor (TFT).Please refer to Fig. 1.Fig. 1 is the synoptic diagram of LCD 10 of the three-gate pixel structure of prior art.With resolution n*m is example, and the LCD 10 of three-gate pixel structure has m*3 bar gate lines G
1-G
3m, and n bar source electrode line D
1-D
nAs shown in Figure 1, gate lines G
1-G
3mWith source electrode line D
1-D
nDefine 3*m*n sub-pixel.Sub-pixel be red sub-pixel (Red, R), green sub-pixels (Green, G) and blue subpixels (Blue, B).Gate lines G
1-G
3mBe electrically connected at grid drive chip module 12, and source electrode line D
1-D
nBe electrically connected at source driving chip module 14.Under resolution n*m, the gate line of LCD 10 and the number of source electrode line are respectively 3m bar and n bar, and the gate line of the LCD of single lock type dot structure and source electrode line number are m bar and 3n bar.In other words, under identical resolution, compared to the LCD of single lock type dot structure, the gate line number of the LCD 10 of three-gate pixel structure increases to three times, and the source electrode line number then is reduced to 1/3rd.That is to say that LCD 10 is used more grid drive chip and less source driving chip.Because the cost and the power consumption of grid drive chip are all low than source driving chip, therefore adopt the LCD of three-gate pixel structure can reduce cost and power consumption.
Please refer to Fig. 2.Fig. 2 is the sequential chart of the driving voltage of the LCD 10 of the three-gate pixel structure of explanation prior art.Gate lines G
1-G
3Correspond respectively to one first pixel P
1Red sub-pixel (Red, R), green sub-pixels (Green, G) and blue subpixels (Blue, B).As shown in Figure 2, common-battery is pressed V
COMAfter being a noble potential from an electronegative potential polar switching, through one readiness time t
P, the video data charging on the source electrode line S arrives a predetermined potential V
R1LCD 10 is in time point t
G1Open the first pixel P
1Gate lines G
1, so that the video data on the transfer source polar curve S is to pixel P
1Red sub-pixel R.When source electrode line S charges through an opening time t to red sub-pixel R
R1After, LCD 10 is closed gate lines G
1Work as gate lines G
1Close through first-class and treat time t
WAfter, LCD 10 is in time point t
G2Open the first pixel P
1Gate lines G
2, so that the video data on the source electrode line S is sent to pixel P
1Green sub-pixels G.When source electrode line S charges through an opening time t to green sub-pixels G
R2After, LCD 10 is closed gate lines G
2Work as gate lines G
2Close through stand-by period t
WAfter, LCD 10 is opened the first pixel P
1Gate lines G
3, so that the video data on the source electrode line S is sent to pixel P
1Blue subpixels B.When source electrode line S puts t to blue subpixels B charging through an opening time
G3After, LCD 10 is closed gate lines G
3Work as gate lines G
3Close through stand-by period t
WAfter, source electrode line S stops to transmit this video data.After source electrode line S stopped to transmit this video data, common-battery was pressed V
COMFrom the noble potential polar switching is electronegative potential.Common-battery is pressed V
COMThe cycle of polar switching is cycle t
VCOMCommon-battery is pressed V
COMAfter polar switching, through one readiness time t
P, the video data charging on the source electrode line S arrives a predetermined potential, and opens and close the gate lines G of one second pixel in regular turn according to above-mentioned logic
1-G
3In other words, open and close the gate lines G of a pixel in regular turn whenever LCD 10
1-G
3After, common-battery is pressed V
COMCarry out polar switching.Common-battery is pressed V
COMAfter carrying out polar switching, the video data charging on the source electrode line S arrives a predetermined potential, and the gate lines G of next pixel is opened and closed to LCD 10 in regular turn
1-G
3
Yet, when LCD 10 shows the picture of a middle tone (middle tone), the mistake that might cause color to show because of red sub-pixel R undercharge.Please refer to Fig. 3.Fig. 3 is the sequential chart of the red sub-pixel R undercharge of the LCD 10 of the three-gate pixel structure of explanation prior art.As shown in Figure 3, red sub-pixel R is the pixel of first charging of source electrode line S, and source electrode line S also can't reach predetermined potential V immediately when opening
R1Therefore, the video data of red sub-pixel R on source electrode line S no show predetermined potential V also
R1In time, just be closed, and causes red sub-pixel R undercharge.It is bright partially that red sub-pixel R undercharge can make red sub-pixel show.In addition, arrive predetermined potential V owing to source electrode line S when opening green sub-pixels G and blue subpixels B is stable
R1, green sub-pixels G and blue subpixels B can be charged fully and can be shown correct color respectively.Therefore, when showing the picture of a middle tone, picture has red partially situation, and then the deviation that causes color to show.
Summary of the invention
Therefore, a purpose of the present invention is to provide a kind of type of drive of TFT thin film transistor monitor of three-gate pixel structure, so that red sub-pixel charges fully, and then improves the deviation that color shows.
The invention provides a kind of driving method of Thin Film Transistor-LCD.This Thin Film Transistor-LCD comprises a plurality of pixels, each pixel comprises that one first sub-pixel is electrically connected at a first grid polar curve and one source pole line, one second sub-pixel is electrically connected at a second grid line and this source electrode line, and one the 3rd sub-pixel is electrically connected at one the 3rd gate line and this source electrode line.This method comprises the common voltage that a conversion is provided; After the polar switching of this common voltage is through a readiness time, opens this first grid polar curve and transmit data this first sub-pixel charging was continued for one first write time by this source electrode line; Close through after first-class treats the time when this first grid polar curve, open this second grid line and transmit data this second sub-pixel charging was continued for one second write time by this source electrode line; And close through after waiting time when this second grid line, open the 3rd gate line and transmit data that charging continues this second write time to the 3rd sub-pixel by this source electrode line.
Description of drawings
Fig. 1 is the synoptic diagram of LCD of the three-gate pixel structure of prior art.
Fig. 2 is the sequential chart of the driving voltage of the LCD of the three-gate pixel structure of explanation prior art.
Fig. 3 is the sequential chart of the red sub-pixel undercharge of the LCD of the three-gate pixel structure of explanation prior art.
Fig. 4 is the sequential chart of the driving method of the Thin Film Transistor-LCD of explanation three-gate pixel structure of the present invention.
Fig. 5 is the sequential chart of an embodiment of driving method of the Thin Film Transistor-LCD of three-gate pixel structure of the present invention.
Embodiment
In the middle of instructions and aforesaid right requirement, used some vocabulary to censure specific assembly.The person with usual knowledge in their respective areas should understand, and same assembly may be called with different nouns by manufacturer.This instructions and aforesaid right require not to be used as distinguishing with the difference of title the mode of assembly, but the benchmark that is used as distinguishing with the difference of assembly on function.Be an open term mentioned " comprising " in the middle of instructions and aforesaid right required in the whole text, so should be construed to " comprise but be not limited to ".In addition, " electric connection " speech is to comprise any indirect means that are electrically connected that directly reach at this.Therefore, be electrically connected at one second device, then represent this first device can be directly connected in this second device, or be connected to this second device indirectly through other device or connection means if describe one first device in the literary composition.
Please refer to Fig. 4.Fig. 4 is the sequential chart of the driving method of the Thin Film Transistor-LCD of explanation three-gate pixel structure of the present invention.As shown in Figure 4, common-battery is pressed V
COMBehind electronegative potential polar switching to a noble potential, through one readiness time t
P, the video data charging on the source electrode line S arrives a predetermined potential V
R1LCD is in time point t
G1Open the first pixel P
1Gate lines G
1, make the video data on the source electrode line S be sent to pixel P
1Red sub-pixel R.When source electrode line S charges through an opening time t to red sub-pixel R
R1After, LCD is closed gate lines G
1Work as gate lines G
1After closing, treat time t through first-class
WAfter, LCD is in time t
G2Open the first pixel P
1Gate lines G
2, make the video data on the source electrode line S be sent to pixel P
1Green sub-pixels G.When source electrode line S charges through an opening time t to green sub-pixels G
R2After, LCD is closed gate lines G
2Work as gate lines G
2Close through stand-by period t
WAfter, LCD is opened the first pixel P
1Gate lines G
3, make the video data on the source electrode line S be sent to pixel P
1Blue subpixels B.When source electrode line S charges through an opening time t to blue subpixels B
G3After, LCD is closed gate lines G
3Work as gate lines G
3Close through stand-by period t
WAfter, source electrode line S stops to transmit this video data.After source electrode line S stopped to transmit this video data, common-battery was pressed V
COMFrom this noble potential polar switching to this electronegative potential.
Because red sub-pixel R is the sub-pixel of first charging of source electrode line S, yet the video data on the source electrode line S also can't reach predetermined potential V immediately
R1So, may red sub-pixel R at video data no show predetermined potential V also
R1In time, just be closed, and causes the undercharge of red sub-pixel R.Therefore, in the present invention, the time point t that gate lines G 1 is opened
G1And opening time t
R1For can adjusting, and the time length of adjusting is t
XFor instance, put t pre-set time
G1To adjust red sub-pixel R opening time t
R1Be (t
R1+ t
X).Adjusted red sub-pixel R opening time (t
R1+ t
X) greater than the opening time t of green sub-pixels G and blue subpixels B
R2And t
R3Thus, the opening time that increases red sub-pixel R makes red sub-pixel R that the more time charging be arranged, and the while also guarantees that the video data of red sub-pixel R on source electrode line S arrives predetermined potential V
R1The time still in charged state.It is noted that, with time point t
G1Can increase opening time t in advance
R1, but also can reduce t readiness time simultaneously
P, on the contrary, if with time point t
G1Delay and then reduce opening time t
R1, and increase t readiness time
PFor instance, with time point t
G1Pre-set time length t
xCan adjust opening time t
R1Be (t
R1+ t
X), the while is also adjusted t readiness time
PBe (t
p-t
X).In addition, adjusted readiness time (t
P-t
X), adjusted red sub-pixel R opening time (t
R1+ t
X), green sub-pixels G opening time t
R2, blue subpixels B opening time t
R3And three times of stand-by period t
WThe cycle summation press V less than common-battery
COMThe cycle t of polar switching
VCOM, press V to avoid influencing common-battery
COMPolar switching.
Please refer to Fig. 5.Fig. 5 is the sequential chart of an embodiment of driving method of the Thin Film Transistor-LCD of three-gate pixel structure of the present invention.Common-battery is pressed V
COMAfter polar switching through one readiness time t
P, the video data charging on the source electrode line S arrives a predetermined potential V
R1, LCD is in time point t
G1Open the first pixel P
1Gate lines G
1Because the video data on the source electrode line S also can't reach predetermined potential V immediately
R1, so the present invention is with time point t
G1Pre-set time length t
x, to shorten t readiness time
PShorten to (t
P-t
X), just prolonging the red sub-pixel R opening time is (t
R1+ t
X).Thus, the video data on source electrode line S does not also reach predetermined potential V
R1Preceding red sub-pixel R can not close.The prolongation red sub-pixel R opening time can make red sub-pixel R reach predetermined potential V at video data
R1After time enough charging is arranged.Through an opening time (t
R1+ t
X) after, LCD is closed gate lines G
1Work as gate lines G
1After closing, LCD is in time point t
G2Open gate lines G
2When source electrode line S charges through an opening time t to green sub-pixels G
R2After, LCD is closed gate lines G
2Work as gate lines G
2After closing, LCD is in time point t
G3Open gate lines G
3When source electrode line S charges through an opening time t to blue subpixels B
R3After, LCD is closed gate lines G
3For instance, common-battery is pressed V
COMThe cycle t of polar switching
VCOMBe 61us, gate lines G
1, G
2, G
3Opening time be t
R1, t
R2, t
R3Be respectively 15us, stand-by period t
WBe 1us, readiness time t
PBe 13us, suppose gate lines G
1Opening time be t
R1Be extended for 17us, then readiness time t
PJust shorten to 11us.Therefore, the driving method of the Thin Film Transistor-LCD of three-gate pixel structure of the present invention can make red sub-pixel R, green sub-pixels G and blue subpixels B be charged fully and show correct color respectively.
In sum, the invention provides a kind of driving method of Thin Film Transistor-LCD of three-gate pixel structure.This driving method comprises the common voltage that a conversion is provided.After the polar switching of this common voltage, charging continued for one first write time so that the one source pole line is to one first sub-pixel to open a first grid polar curve.After this first grid polar curve was closed, charging continued for one second write time so that this source electrode line is to one second sub-pixel to open a second grid line.After this second grid line was closed, charging continued this second write time so that this source electrode line is to one the 3rd sub-pixel to open one the 3rd gate line.By adjusting this first write time, and then improve the deviation that color shows so that this first sub-pixel can charge fully.
The above only is preferred embodiment of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (10)
1. the driving method of a Thin Film Transistor-LCD, this Thin Film Transistor-LCD comprises a plurality of pixels, each pixel comprises that one first sub-pixel is electrically connected at a first grid polar curve and one source pole line, one second sub-pixel is electrically connected at a second grid line and this source electrode line, and one the 3rd sub-pixel be electrically connected at one the 3rd gate line and this source electrode line, this method comprises:
The common voltage of one conversion is provided;
After the polar switching of this common voltage is through a readiness time, opens this first grid polar curve and transmit a video data this first sub-pixel charging was continued for one first write time by this source electrode line;
Close through after first-class treats the time when this first grid polar curve, open this second grid line and transmit this video data this second sub-pixel charging was continued for one second write time by this source electrode line; And
Close through after waiting time when this second grid line, open the 3rd gate line and transmit this video data to lasting this second write time of the 3rd sub-pixel charging by this source electrode line.
2. the method for claim 1 is characterized in that, this first write time is greater than this second write time.
3. the method for claim 1 is characterized in that, the summation of the stand-by period of this readiness time, first write time, second write time of two times and three times is less than the polar switching cycle of this common voltage.
4. the method for claim 1 is characterized in that, also comprises:
Adjust this first write time and this readiness time, make this first write time greater than this second write time.
5. method as claimed in claim 4 is characterized in that, increases by an adjustment during time when this first write time, and reduce this adjustment time this readiness time.
6. method as claimed in claim 4 is characterized in that, reduces by an adjustment during time when this first write time, increases this adjustment time this readiness time.
7. the method for claim 1 is characterized in that, also comprises:
Close through after waiting time when the 3rd gate line, this source electrode line stops to transmit this video data.
8. method as claimed in claim 7 is characterized in that, also comprises:
After this source electrode line stops to transmit data, this common voltage polar switching.
9. the method for claim 1 is characterized in that, this first sub-pixel is a red sub-pixel, and this second sub-pixel is a green sub-pixels, and the 3rd sub-pixel is a blue subpixels.
10. the method for claim 1 is characterized in that, adjusts when this first write time and this readiness time making this video data arrive a predetermined potential, and this first sub-pixel is still in a charged state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101469133A CN101908324B (en) | 2009-06-05 | 2009-06-05 | Method for driving thin film transistor display having three-gate pixel structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009101469133A CN101908324B (en) | 2009-06-05 | 2009-06-05 | Method for driving thin film transistor display having three-gate pixel structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101908324A true CN101908324A (en) | 2010-12-08 |
| CN101908324B CN101908324B (en) | 2012-01-18 |
Family
ID=43263768
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009101469133A Expired - Fee Related CN101908324B (en) | 2009-06-05 | 2009-06-05 | Method for driving thin film transistor display having three-gate pixel structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101908324B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105093741A (en) * | 2015-08-04 | 2015-11-25 | 深圳市华星光电技术有限公司 | Liquid crystal display and control method thereof |
| CN109658889A (en) * | 2019-01-10 | 2019-04-19 | 惠科股份有限公司 | A kind of driving framework, display panel and display device |
-
2009
- 2009-06-05 CN CN2009101469133A patent/CN101908324B/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105093741A (en) * | 2015-08-04 | 2015-11-25 | 深圳市华星光电技术有限公司 | Liquid crystal display and control method thereof |
| WO2017020333A1 (en) * | 2015-08-04 | 2017-02-09 | 深圳市华星光电技术有限公司 | Liquid crystal display and control method therefor |
| CN109658889A (en) * | 2019-01-10 | 2019-04-19 | 惠科股份有限公司 | A kind of driving framework, display panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101908324B (en) | 2012-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10242634B2 (en) | Display device | |
| US9934752B2 (en) | Demultiplex type display driving circuit | |
| CN101191923B (en) | Liquid crystal display system and relevant driving process capable of improving display quality | |
| US10056052B2 (en) | Data control circuit and flat panel display device including the same | |
| US7561656B2 (en) | Shift register with low stress | |
| CN108335660B (en) | GOA circuit of folding display panel, driving method and folding display panel | |
| CN105390086B (en) | Gate driving circuit and the display using gate driving circuit | |
| US8300001B2 (en) | Demultiplexer drive circuit | |
| JP2008046485A (en) | Display apparatus, driving device of display panel, and driving method of display apparatus | |
| US20060279513A1 (en) | Apparatus and method for driving gate lines in a flat panel display (FPD) | |
| CN106297723B (en) | Pixel driving circuit, display panel and pixel driving method | |
| US20090256832A1 (en) | Method and a device for driving liquid crystal display | |
| US20190088185A1 (en) | Driving method for display panel | |
| US11282425B2 (en) | Source driving circuit and display panel | |
| WO2020113594A1 (en) | Driving device and display apparatus | |
| CN102621751A (en) | Liquid crystal display panel and drive method thereof as well as liquid crystal display device | |
| US20110090190A1 (en) | Charge sharing pixel structure of display panel and method of driving the same | |
| CN108154861A (en) | A kind of top rake voltage generation circuit and liquid crystal display device | |
| WO2020155215A1 (en) | Display panel, driving method and display device | |
| US7612752B2 (en) | Flat panel display and pixel driving method applied thereto | |
| US9595233B2 (en) | Display device and driving method thereof | |
| US7773084B2 (en) | Image display device, image display panel, panel drive device, and method of driving image display panel | |
| US8913046B2 (en) | Liquid crystal display and driving method thereof | |
| CN101908324B (en) | Method for driving thin film transistor display having three-gate pixel structure | |
| CN104867452A (en) | Signal separator and AMOLED display device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120118 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |