CN101841331A - Method for designing passive filter of charge pump phase-locked loop (CPPLL) - Google Patents

Method for designing passive filter of charge pump phase-locked loop (CPPLL) Download PDF

Info

Publication number
CN101841331A
CN101841331A CN200910119831A CN200910119831A CN101841331A CN 101841331 A CN101841331 A CN 101841331A CN 200910119831 A CN200910119831 A CN 200910119831A CN 200910119831 A CN200910119831 A CN 200910119831A CN 101841331 A CN101841331 A CN 101841331A
Authority
CN
China
Prior art keywords
phase
locked loop
loop
centerdot
charge pump
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200910119831A
Other languages
Chinese (zh)
Inventor
谌君
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to CN200910119831A priority Critical patent/CN101841331A/en
Publication of CN101841331A publication Critical patent/CN101841331A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The invention discloses a method for designing a passive filter of a charge pump phase-locked loop (CPPLL), which is mainly applied to second-order and third-order passive low-pass filters of the CPPLL. The method comprises the following steps of: acquiring a transmission function of each module of the CPPLL so as to deduce a gain function of the whole phase-locked loop by analyzing the ideal linear model of the CPPLL; and acquiring parameter values of an electronic component device in the third-order passive low-pass filter through deduction and calculation of a mathematical method according to the bandwidth, phase margin and other parameters of the actual phase-locked loop system. The design method has the advantage that: by directly starting from the AC characteristics of the phase-locked loop and using simple conditions for stabilizing the system, a loop filter can be designed. A fast and accurate path is provided for the behavior-scale design of the low phase-jitter and rapidly locked phase-locked loop.

Description

The method for designing that is used for the passive filter of charge pump phase lock loop
Affiliated technical field
The present invention relates to the method for designing of the passive filter in a kind of charge pump phase lock loop of in digital communicating field, using always.
Background technology
Along with the develop rapidly of digital communication and semiconductor electronic technology, communication system is progressively to digitlization, integrated direction development in recent years.PHASE-LOCKED LOOP PLL TECHNIQUE is occupied crucial status in communication system.Phase-locked loop is very important basic module in the hybrid digital-analog integrated circuit, and it is usually used in constituting circuit such as frequency synthesis, clock recovery, also can be used for suppressing the shake and the noise of signal.At present, charge pump phase lock loop is of greatest concern a kind of in all phase-locked loops
Loop filter (LPF) is the important step of charge pump phase locking loop circuit, is connected between charge pump and the voltage controlled oscillator, and the fundamental frequency characteristic of phase-locked loop is determined by loop filter.Loop filter can adopt passive filter or active filter, but, for the high-order phase-locked loop, if employing active filter, because its circuit structure complexity, the phase noise that active device is introduced is excessive, and gain makes the stability of high-order phase-locked loop become poorer with technology, variation of temperature and fluctuation range is bigger.And use that passive filter can reach that circuit structure is simple, the purpose of low noise, high stability.At present, all many for the argumentation and the design of the passive filter of low order phase-locked loop and active filter, comparative maturity relates to but really rarely have for the Design of Passive Power Filter of high-order phase-locked loop.
Summary of the invention
At the top problem of mentioning, the present invention proposes a kind of method for designing that is used for the second order and the three rank passive filters of charge pump phase lock loop.This method draws its respective phase territory ideal linearity mode at first according to the basic composition module of charge pump phase lock loop; Derive the open-loop gain of whole phase-locked loop then theoretically by the ideal linearity model; Again by its open-loop gain function,,,, just can draw the parameter value of each electronic devices and components in the passive filter by the derivation and the calculating of mathematical theory according to parameters such as the bandwidth of real system and phase margins from the stability of phase-locked loop.
Below in conjunction with accompanying drawing detailed process of the present invention is further described in detail.
Description of drawings
Fig. 1 is the composition frame chart of charge pump phase lock loop.
Fig. 2 is the ideal linearity model of charge pump phase lock loop.
Fig. 3 is the circuit diagram of second order passive low ventilating filter.
Fig. 4 is the circuit diagram of three rank passive low ventilating filters.
Embodiment
The basic composition model of charge pump phase lock loop as shown in Figure 1, its respective phase territory ideal linearity mode is as shown in Figure 2.As can be seen, the course of work of phase-locked loop is from its ideal linearity model: the input clock phase theta iAfter feedback clock phase theta/N process phase frequency detector (PFD) processing, obtain both θ that differs e, θ eSize be reflected on the width of PFD output signal pulses; Through behind the charge pump, obtain and differ θ eProportional current impulse; This current impulse is considered and is removed high fdrequency component through loop filter (LPF), and is converted to control voltage V IN, by V INThe output signal f of control voltage controlled oscillator OutFrequency, output clock phase feeds back to the input of phase frequency detector through frequency divider, constitutes a feedback loop.
Definition K dBe the gain of phase frequency detector (PFD), be the gain of voltage controlled oscillator (VCO), N is the frequency division multiple, and F (s) is the transfer function of loop filter (LPF), and the open-loop gain that can be obtained phase-locked loop by last figure is
G ( s ) = K d · I d · F ( s ) · K vco S · 1 N - - - ( 1 )
Closed loop gain is
H ( s ) = G ( s ) 1 + G ( s ) - - - ( 2 )
By above two formulas as can be known, the open loop frequency characteristic curve of phase-locked loop should be similar with loop filter.When the corresponding open-loop gain of the minimum phase shift of phase-locked loop is 1 Frequency point, the phase margin maximum of phase-locked loop, it is best that stability reaches.At this moment, the bandwidth of phase-locked loop is ω c, the Frequency point when promptly gain is 0dB.In the design of loop filter, mainly select the capacitance resistance parameter according to above-mentioned purpose.
The phase margin of phase-locked loop open-loop gain is typically chosen between 30 ° to 70 °, when phase margin is big, can obtain stability preferably, but response speed can be slow.Therefore to take all factors into consideration the influence of various factors, the size of choose reasonable phase margin.Generally speaking, when beginning to design, get 45 ° better.
Fig. 3 is the circuit diagram of second order passive low ventilating filter, and the transfer function of this filter is
F ( s ) = s · R 2 · C 2 + 1 s 2 · R 2 · C 1 · C 2 + s · ( C 1 + C 2 ) - - - ( 3 )
Pole and zero time corresponding constant in the definition following formula is respectively T 1And T 2, then have:
T 1 = R 2 · C 1 · C 2 C 1 + C 2 - - - ( 4 )
T 2=R 2·C 2 (5)
Therefore the open-loop gain of phase-locked loop can be written as:
G ( s ) s = jω = - K d · I d · K VCO ( 1 + jω · T 2 ) ω 2 C 1 · N ( 1 + jω · T 1 ) · T 1 T 2 - - - ( 6 )
The phase margin that can obtain the phase-locked loop open-loop gain from (6) formula is:
φ C(ω)=π+tan -1(ω·T 2)-tan -1(ω·T 1) (7)
Ask phase margin to the differential of ω and to make it be 0, can obtain the frequencies omega of corresponding maximum phase nargin cSatisfy following equation.
T 2 1 + ( ω · T 2 ) 2 - T 1 1 + ( ω · T 1 ) 2 = 0
⇒ ω C = 1 T 1 · T 2 - - - ( 8 )
The bandwidth omega of the phase-locked loop that according to design the time, provides cWith phase margin φ c, utilize (7) formula and (8) formula, just can obtain the time constant T of loop filter 1And T 2Value.
T 1 = sec φ C - tan φ C ω C - - - ( 9 )
T 2 = 1 ω c 2 · T 1 - - - ( 10 )
Thereby just can obtain the occurrence of the resistance capacitance parameter of second-order loop filter.
What introduce above is the method for designing of second-order loop filter, it can be generalized in the passive ring filter of high-order equally.Fig. 4 is the circuit diagram of three rank passive filters, and its transfer function is
Z ( s ) = 1 + R 2 C 2 s R 2 R 3 C 1 C 2 C 3 s 3 + [ R 2 C 1 C 2 + R 2 C 2 C 3 + R 3 C 3 ( C 1 + C 2 ) ] s 2 + ( C 1 + C 2 + C 3 ) s - - - ( 11 )
Arrangement can obtain through abbreviation with following formula
Z ( s ) = 1 + T 2 · s s · ( 1 + s · T 1 ) · ( 1 + s · T 3 ) · 1 C - - - ( 12 )
Wherein, C=C 1+ C 2+ C 3, time constant T 1~T 3Respectively as the definition of (5)~(7) formula.These time constants respectively respective filter not at two limits and zero point of initial point.A limit with respect to its increase of second order filter is for the clutter noise of decaying, so just can determine its position according to the degree of decay when designing at the beginning.It generally is lower than reference signal frequency, but must be more than five times of bandwidth, otherwise will have influence on the stability of phase-locked loop.
T 2=R 2·C 2 (13)
T 1 · T 3 T 2 = C 1 · C 3 · R 3 C 1 + C 2 + C 3 - - - ( 14 )
T 1 + T 3 = C 2 · C 3 · R 2 + C 1 · C 2 · R 2 + C 1 · C 3 · R 3 + C 2 · C 3 · R 3 C 1 + C 2 + C 3 - - - ( 15 )
The transfer function of three rank passive filters is updated to the open-loop gain that just can obtain phase-locked loop in (1) formula, is thereby just can obtain its phase margin:
φ c(ω)=π+tan -1(ω·T 2)-tan -1(ω·T 1)-tan -1(ω·T 3) (16)
Ask phase margin to the differential of ω and to make it be 0, can obtain the frequencies omega of corresponding maximum phase nargin cSatisfy following equation.
ω C · T 2 1 + ( ω C · T 2 ) 2 = ω C · T 1 1 + ( ω C · T 1 ) 2 + ω C · T 3 1 + ( ω C · T 3 ) 2 - - - ( 17 )
Situation during with second order is similar, the bandwidth omega of the phase-locked loop that provides during according to design CWith phase margin φ C, and utilize T 1, T 2And T 3Between correlation, just can obtain three time constant T 1~T 3Next step finds the solution component parameter exactly.Because at the bandwidth place, the gain of open-loop transfer function is 1, so have
C = C 1 + C 2 + C 3 = K d · I d · K VCO ω C 2 · N · 1 + ( ω C · T 2 ) 2 [ 1 + ( ω C · T 1 ) 2 ] · [ 1 + ( ω C · T 3 ) 2 ] - - - ( 18 )
In order to find the solution, simplify (13)~(15) formula, need following four constant K of definition 1~K 4,
K 1=C 1+C 2+C 3=C (19)
K 2=(T 1+T 3)·K 1 (20)
K 3 = T 1 · T 3 · K 1 T 2 - - - ( 21 )
K 4=C 2/C 1 (22)
By above 4 formulas, two parameters of pruning obtain
T 2 · ( K 4 + 1 ) · C 1 2 - ( K 2 + K 3 · K 4 ) · C 1 + K 1 · K 3 = 0 - - - ( 23 )
According to above formula, select the rational proportion constant K 4, just can solve C 1, and then just can obtain element C 2, C 3, R 2And R 3Value.As negative or plural number appear, just need reselect K 4Value.
In sum, the present invention is from the stability of a system, just can design the filter that compliance with system requires by mathematical method and certain calculating, thereby provides a kind of approach fast and accurately for the design of phase-locked loop.

Claims (2)

1. method for designing that is used for the passive filter of charge pump phase lock loop is primarily characterized in that this method comprises following key step:
A. by analyzing the ideal linearity model of charge pump phase lock loop, derive the open-loop gain function of whole phase-locked loop, calculating its respective phase nargin function according to the open-loop gain function then;
B. by the differential of phase margin function, draw the relational expression that frequency satisfied of its corresponding maximum phase nargin,, just can calculate several time constants of passive filter in bandwidth and phase margin parameter according to actual phase-locked loop systems to frequency;
C. according to the time constant obtained and phase-locked loop in the open-loop gain at bandwidth place, by selecting rational proportion parameter and mathematical computations, just can obtain the parameter value of each electronic devices and components in the passive filter.
2. as right 1 described method for designing, it is characterized in that: can adopt for the second order of charge pump phase lock loop and the design of three rank passive filters.
CN200910119831A 2009-03-19 2009-03-19 Method for designing passive filter of charge pump phase-locked loop (CPPLL) Pending CN101841331A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910119831A CN101841331A (en) 2009-03-19 2009-03-19 Method for designing passive filter of charge pump phase-locked loop (CPPLL)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910119831A CN101841331A (en) 2009-03-19 2009-03-19 Method for designing passive filter of charge pump phase-locked loop (CPPLL)

Publications (1)

Publication Number Publication Date
CN101841331A true CN101841331A (en) 2010-09-22

Family

ID=42744499

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910119831A Pending CN101841331A (en) 2009-03-19 2009-03-19 Method for designing passive filter of charge pump phase-locked loop (CPPLL)

Country Status (1)

Country Link
CN (1) CN101841331A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103713558A (en) * 2013-12-31 2014-04-09 西安龙腾新能源科技发展有限公司 Loop gain scanning method used for digital control circuit
CN108806569A (en) * 2018-06-13 2018-11-13 任志广 A kind of digital display module

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103713558A (en) * 2013-12-31 2014-04-09 西安龙腾新能源科技发展有限公司 Loop gain scanning method used for digital control circuit
CN103713558B (en) * 2013-12-31 2016-06-15 西安龙腾新能源科技发展有限公司 A kind of loop gain scan method for digital control circuit
CN108806569A (en) * 2018-06-13 2018-11-13 任志广 A kind of digital display module

Similar Documents

Publication Publication Date Title
CN109818613B (en) Reference clock frequency multiplier circuit and method based on numerical control delay duty ratio calibration
US9444474B2 (en) Crystal oscillator noise compensation method for a multi-loop PLL
US7474160B2 (en) Systems and methods for calibrating a filter
US20090274255A1 (en) Method and apparatus for stabilizing clock
US6900675B2 (en) All digital PLL trimming circuit
US8019564B2 (en) Systems and methods for calibrating the loop bandwidth of a phase-locked loop (PLL)
US9893876B2 (en) Phase locked loop with reduced noise
US9473156B2 (en) Fast settling phase locked loop (PLL) with optimum spur reduction
CN104660216A (en) High-precision frequency calibration circuit for Gm-C filter
CN101714875B (en) Phase-locked loop circuit
US8547150B2 (en) Phase-locked loop with two negative feedback loops
US8332200B2 (en) Method and simulator for generating phase noise in system with phase-locked loop
CN101841331A (en) Method for designing passive filter of charge pump phase-locked loop (CPPLL)
CN104242931A (en) Rapidly-locked all-digital phase-locked loop and implementation method
CN208206150U (en) Digital PLL circuit in restructural MEMS gyro number TT&C system
CN105322957A (en) Method and system for manufacturing frequency control source loop
CN102420606B (en) Low phase-noise and small step-frequency synthesized realizing method
CN202535340U (en) Micro phase lock frequency synthesizer
CN106059571A (en) Frequency source, information processing method and electronic device
CN103107796B (en) Clock data recovery circuit
Huang et al. A time-to-digital converter based AFC for wideband frequency synthesizer
Harasymiv et al. Fast mixed-mode PLL simulation using behavioral baseband models of voltage-controlled oscillators and frequency dividers
US20150346244A1 (en) Devices and methods of measuring gain of a voltage-controlled oscillator
CN204068935U (en) The integrated decimal Microwave Frequency Synthesizer of low phase noise
CN104539289A (en) Estimation method and device for short-term stability of atomic frequency standard frequency

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
DD01 Delivery of document by public notice

Addressee: Chen Jun

Document name: Notification of Publication of the Application for Invention

DD01 Delivery of document by public notice

Addressee: Chen Jun

Document name: Notification of before Expiration of Request of Examination as to Substance

DD01 Delivery of document by public notice

Addressee: Chen Jun

Document name: Notification that Application Deemed to be Withdrawn

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20100922