CN106059571A - Frequency source, information processing method and electronic device - Google Patents
Frequency source, information processing method and electronic device Download PDFInfo
- Publication number
- CN106059571A CN106059571A CN201610344091.XA CN201610344091A CN106059571A CN 106059571 A CN106059571 A CN 106059571A CN 201610344091 A CN201610344091 A CN 201610344091A CN 106059571 A CN106059571 A CN 106059571A
- Authority
- CN
- China
- Prior art keywords
- signal
- frequency
- phase
- crystal oscillator
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
Abstract
The invention discloses a frequency source, an information processing method and an electronic device. The frequency source comprises a crystal oscillator unit; a harmonic wave obtaining unit which is in connection with the crystal oscillator unit, and is used for obtaining harmonic wave signals generated by the crystal oscillator unit; and a frequency multiplication phase lock unit which is in connection with a reference crystal oscillator harmonic wave generation unit, and is used for receiving harmonic wave signals, and outputting output signals consistent with the harmonic wave signals and having the frequency multiplied. The frequency source solves the technical problem of larger phase noise in the output signals generated by the frequency source in the prior art.
Description
Technical field
The present invention relates to electronic technology field, particularly to a kind of frequency source, information processing method and electronic equipment.
Background technology
Phase noise characteristic is a key technical index of frequency source design.Affect the factor of phase noise specifications very
Many, including the phase noise of reference signal, make an uproar at the bottom of the phase discriminator of phase-locked loop chip, the frequency range etc. of output signal.Frequency source
Phase noise is the lowest, then the receiver sensitivity of signal processing system is the highest, and receiver bandwidth is the widest, and signal resolution is also
The highest.Therefore a popular research topic during the frequency source of low phase noise is the most all frequency source design.
The frequency source realized by phase-lock mode, make an uproar at the bottom of its phase of output signal noise=phase-locked loop chip phase discriminator+
10lgf0+20lgN.Wherein, f0 is phase demodulation frequency, and N is the ratio of output signal frequency and phase demodulation frequency.Due to system requirements
Phase noise is the smaller the better, therefore make an uproar at the bottom of phase discriminator constant in the case of, i.e. require the value of 10lgf0+20lgN the least more
Good.But, the phase demodulation frequency of phase-locked loop chip of the prior art is generally less than the reference frequency equal to crystal oscillator output.
And the output frequency of most crystal oscillators is all within 100MHz on market.The problem so brought is exactly, if wanted
The frequency asking frequency source to export is the highest, such as 10GHz, then N value will be the biggest.This makes the value of 10lgf0+20lgN can be very
Greatly, so that the phase noise severe exacerbation of output signal.So, the output signal that prior art medium frequency source produces exists
The technical problem of bigger phase noise.
Summary of the invention
The embodiment of the present invention provides a kind of frequency source, information processing method and electronic equipment, is used for solving in prior art
There is the technical problem of bigger phase noise in the output signal that frequency source produces.
On the one hand the embodiment of the present invention provides a kind of frequency source, including:
Crystal oscillator unit；
Harmonic wave acquiring unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；
Phase locking frequency multiplying unit, is connected with reference to crystal oscillator harmonic generation unit with described, is used for receiving described harmonic signal, output
And the output signal of frequency multiplication consistent with described harmonic signal phase place.
Optionally, described harmonic wave acquiring unit specifically includes:
Amplifier, is connected with described crystal oscillator unit, and the signal for producing described crystal oscillator unit is amplified processing；
Wave filter, is connected with described amplifier, for being filtered the signal after described amplifier amplifies, it is thus achieved that institute
State harmonic signal.
Optionally, described phase locking frequency multiplying unit specifically includes:
Digital phase discriminator, with described filters in series；
Loop filter, connects with described digital phase discriminator；
Voltage controlled oscillator, connects with described loop filter；
Frequency divider, is connected with described digital phase discriminator and described voltage controlled oscillator respectively, with described digital phase discriminator, described
The series circuit of loop filter and described voltage controlled oscillator is in parallel, forms negative-feedback circuit.
Optionally, described frequency source also includes:
Amplifilter, is connected with described voltage controlled oscillator, for the described output letter exporting described voltage controlled oscillator
Number it is amplified Filtering Processing.
Optionally, described crystal oscillator unit includes constant-temperature crystal oscillator.
On the other hand the embodiment of the present invention provides a kind of information processing method, including:
Obtain the harmonic signal that crystal oscillator unit produces；
Described harmonic signal is carried out the phase-locked process of frequency multiplication, exports consistent and frequency multiplication with described harmonic signal phase place
Output signal.
Optionally, the harmonic signal that described acquisition crystal oscillator unit produces, specifically include:
The signal producing described crystal oscillator unit is amplified processing；
Signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.
Optionally, described described harmonic signal is carried out the phase-locked process of frequency multiplication, export consistent with described harmonic signal phase place
And the output signal of frequency multiplication, specifically include:
Described harmonic signal is carried out the phase-locked process of frequency multiplication；
Harmonic signal after processing is amplified Filtering Processing, exports and frequency times consistent with described harmonic signal phase place
The output signal increased.
On the other hand the embodiment of the present invention provides a kind of electronic equipment, including:
First acquiring unit, for obtaining the harmonic signal that crystal oscillator unit produces；
First output unit, for described harmonic signal carries out the phase-locked process of frequency multiplication, exports and described harmonic signal phase
Position is consistent and the output signal of frequency multiplication.
Said one in the embodiment of the present application or multiple technical scheme, at least have following one or more technology effect
Really:
1, owing to, in technical scheme in the embodiment of the present application, the frequency source of design includes: crystal oscillator unit；Harmonic wave obtains
Unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；Phase locking frequency multiplying unit, with institute
State with reference to crystal oscillator harmonic generation unit connect, be used for receiving described harmonic signal, export consistent with described harmonic signal phase place and
The output signal of frequency multiplication.So, after the output of crystal oscillator unit, add harmonic wave acquiring unit, obtained by harmonic wave single
Unit selects the M order harmonic components (frequency is M × f0) of fundamental frequency (f0) of crystal unit output, using this harmonic signal as
The phase demodulation frequency of phase locking frequency multiplying unit, produces higher output frequency to be needed eventually through phase locking frequency multiplying unit, it is ensured that
The low phase noise characteristic of output signal.Thus it is possible to the output signal effectively solving the generation of prior art medium frequency source exists relatively
The technical problem of big phase noise.
2, owing to, in technical scheme in the embodiment of the present application, harmonic wave acquiring unit includes: amplifier, with described crystal oscillator
Unit connects, and the signal for producing described crystal oscillator unit is amplified processing；Wave filter, is connected with described amplifier, uses
In the signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.The harmonic wave produced due to crystal oscillator unit
Power compared with low 10dB～20dB of the power of first-harmonic, after crystal oscillator unit export, carry out signal amplify and harmonic frequency selects
Purpose is the phase demodulation frequency in order to improve phase locking frequency multiplying unit, thus reduces the ratio of phase demodulation frequency and output signal, improves crystalline substance
The power of harmonic frequency of shaking, to meet the phase locking frequency multiplying unit power requirement to phase demodulation frequency, it is achieved the low phase place of output signal
Noise characteristic.
3, owing to, in technical scheme in the embodiment of the present application, have employed described frequency source and also including: amplifier filters
Device, is connected with described voltage controlled oscillator, is amplified at filtering for the described output signal exporting described voltage controlled oscillator
The technological means of reason.As such, it is possible to the output signal of the upper frequency not having other interference signal obtained.
Accompanying drawing explanation
In order to be illustrated more clearly that the technical scheme in the embodiment of the present application or prior art, below embodiment is retouched
In stating, the required accompanying drawing used is briefly described, it should be apparent that, the accompanying drawing in describing below is only the one of the present invention
A little embodiments.
Fig. 1 is the structural representation of a kind of frequency source in the embodiment of the present application one；
Fig. 2 is prior art medium frequency source structure schematic diagram in the embodiment of the present application one；
Fig. 3 is the flow chart of a kind of information processing method in the embodiment of the present application two；
Fig. 4 is the structure chart of a kind of electronic equipment in the embodiment of the present application three.
Detailed description of the invention
The embodiment of the present invention provides a kind of frequency source, information processing method and electronic equipment, is used for solving in prior art
There is the technical problem of bigger phase noise in the output signal that frequency source produces.
For solving above-mentioned technical problem, the embodiment of the present invention provides a kind of frequency source, and general thought is as follows:
Crystal oscillator unit；
Harmonic wave acquiring unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；
Phase locking frequency multiplying unit, is connected with reference to crystal oscillator harmonic generation unit with described, is used for receiving described harmonic signal, output
And the output signal of frequency multiplication consistent with described harmonic signal phase place.
Owing to, in technical scheme in the embodiment of the present application, the frequency source of design includes: crystal oscillator unit；Harmonic wave obtains single
Unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；Phase locking frequency multiplying unit, with described
Connect with reference to crystal oscillator harmonic generation unit, be used for receiving described harmonic signal, export and frequency consistent with described harmonic signal phase place
The output signal of rate multiplication.So, after the output of crystal oscillator unit, add harmonic wave acquiring unit, by harmonic wave acquiring unit
Select the M order harmonic components (frequency is M × f0) of the fundamental frequency (f0) of crystal unit output, using this harmonic signal as lock
The phase demodulation frequency of phase multiplier unit, produces higher output frequency to be needed eventually through phase locking frequency multiplying unit, it is ensured that defeated
Go out the low phase noise characteristic of signal.Thus it is possible to the output signal effectively solving the generation of prior art medium frequency source exists bigger
The technical problem of phase noise.
Below in conjunction with the accompanying drawings the main of the embodiment of the present application technical scheme is realized principle, detailed description of the invention and correspondence thereof
The beneficial effect that can reach is explained in detail.
Embodiment one
Refer to Fig. 1, the embodiment of the present invention provides a kind of frequency source, including:
Crystal oscillator unit 10；
Harmonic wave acquiring unit 20, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；
Phase locking frequency multiplying unit 30, is connected with reference to crystal oscillator harmonic generation unit with described, is used for receiving described harmonic signal, defeated
Go out and the output signal of frequency multiplication consistent with described harmonic signal phase place.
Concrete, in the present embodiment, described harmonic wave acquiring unit 20 specifically includes:
Amplifier 21, is connected with described crystal oscillator unit 10, is amplified for the signal producing described crystal oscillator unit 10
Process；
Wave filter 22, is connected with described amplifier 21, for the signal after described amplifier 21 amplifies is filtered,
Obtain described harmonic signal.
Described phase locking frequency multiplying unit 30 specifically includes:
Digital phase discriminator 31, connects with described wave filter 22；
Loop filter 32, connects with described digital phase discriminator 31；
Voltage controlled oscillator 33, connects with described loop filter 32；
Frequency divider 34, is connected with described digital phase discriminator 31 and described voltage controlled oscillator 33 respectively, with described digital phase detection
The series circuit of device 31, described loop filter 32 and described voltage controlled oscillator 33 is in parallel, forms negative-feedback circuit.
Described frequency source also includes: amplifier filter 40, is connected with described voltage controlled oscillator 33, for described voltage-controlled
The described output signal of agitator 33 output is amplified Filtering Processing.
Wherein, described crystal oscillator unit 10 includes constant-temperature crystal oscillator.
Concrete, in the present embodiment, the effect of crystal unit 10 is for the digital phase discriminator in phase locking frequency multiplying unit 30
31 provide a reference signal, also can produce higher hamonic wave signal while producing reference signal.In the present embodiment, crystal oscillator
Unit 10 can be Low phase noise, the constant-temperature crystal oscillator of High-temperature stabilization degree.After crystal oscillator unit 10 produces reference signal, institute
The transmission of some signals is to harmonic wave acquiring unit 20, owing to the power of the harmonic wave of crystal oscillator unit 10 generation is low compared with the power of first-harmonic
10dB-20dB, so, the amplifier 21 in harmonic wave acquiring unit 20 to receive signal be amplified process, improve phase-locked
The phase demodulation frequency of multiplier unit, thus reduce the ratio of phase demodulation frequency and output signal, improve the power of crystal oscillator harmonic frequency, with
Meet the phase locking frequency multiplying unit power requirement to phase demodulation frequency, it is achieved the low phase noise characteristic of output signal, and then by filter
Ripple device 22 can obtain the M rd harmonic signal needing to carry out phase demodulation.
And then, it is thus achieved that after needing the M rd harmonic signal of phase demodulation, M rd harmonic signal is transmitted to phase locking frequency multiplying unit 30, phase-locked
After multiplier unit 30 carries out frequency multiplication phase demodulation process to it, the output output signal that phase place is relatively stable and frequency is higher.Specifically
, M rd harmonic signal and voltage controlled oscillator 33 pass through the frequency of the negative-feedback circuit return at frequency divider 34 place at digital phase detection
Carrying out phase demodulation in device 31, digital phase discriminator 31, after the two signal is carried out phase bit comparison, exports two signals of a reflection
The Beat Signal of phase contrast delivers to loop filter 32, and after loop filter 32 filters high-frequency signal, loop filter is defeated
Go out voltage signal and control the output frequency of voltage controlled oscillator 33, thus the output of voltage controlled oscillator 33 is locked in M subharmonic letter
Number harmonic frequency integral multiple on.Such as: the frequency of the input of digital phase discriminator 31 is fi, the output frequency of voltage controlled oscillator 33
Rate is f0, and the signal feeding back to digital phase discriminator 31 is f0/N, and wherein, N is times frequency ratio of frequency divider 34.Now, lock when loop
Regularly, the two-way input signal of digital phase discriminator 31 is fi and f0/N, and two frequency input signals of digital phase discriminator 31 are equal,
That is: fi=f0/N, f0=N*fi.By such mode, the i.e. available letter becoming integer multiple frequency with the frequency of harmonic signal
Number.
In the present embodiment, using digital phase discriminator to carry out phase demodulation, circuit is simple, but uses digital phase detection device, device
Make an uproar at the bottom of part higher, such as the reference signal phase demodulation directly using crystal oscillator to produce, it is impossible to effectively utilize the Low phase noise characteristic of crystal oscillator, therefore
The harmonic signal using crystal oscillator to produce carries out phase demodulation, and the phase noise improving phase demodulation frequency signal makes an uproar it at the bottom of digital phase discriminator
On, to make full use of crystal oscillator Low phase noise characteristic, do not made an uproar at the bottom of digital phase detection device and flooded.
Further, in the present embodiment, after the output signal after voltage controlled oscillator 33 output locking, in order to obtain not
There is the output signal of noise, in addition it is also necessary to amplifilter is set the signal of the upper frequency that voltage controlled oscillator 33 exports is put
Big filtering, obtains the required output signal produced of frequency source.
In the prior art, as in figure 2 it is shown, the frequency source realized by phase-lock mode, its phase of output signal noise=
Make an uproar at the bottom of digital phase discriminator+10lgf0+20lgN ', and wherein f0 is the phase demodulation frequency of digital phase discriminator, and N is output signal frequency and mirror
The ratio of phase frequency.Owing to the phase noise of system requirements is the smaller the better, therefore make an uproar at the bottom of phase discriminator constant in the case of, i.e.
Require that the value of 10lgf0+20lgN ' is the smaller the better.But, the phase demodulation frequency of digital phase discriminator is generally less than defeated equal to crystal oscillator unit
The reference frequency gone out.And the output frequency of most crystal oscillators is all within 100MHz on market.That so brings asks
Topic is exactly, if requiring that the frequency that frequency source exports is the highest, and such as 10GHz, then N value will be the biggest.This makes 10lgf0+
The value of 20lgN ' can be very big, so that the phase noise severe exacerbation of output signal.
Utilizing the frequency source in the present embodiment, phase-locking type low phase noise frequency source as shown in Figure 1, it realizes low phase position
The principle of noise characteristic is:
Assume technical scheme as shown in Figure 2 export with technical scheme as shown in Figure 1 identical frequency signal (i.e. N '=
M × N), according to pll output signal phase noise formula, the phase noise of technical scheme output signal shown in Fig. 2=phase-locked
Make an uproar at the bottom of ring core sheet phase discriminator+10lgf0+20lg M × N (due to N=M × N), can release the phase noise of output signal=phase-locked
Make an uproar at the bottom of ring core sheet phase discriminator+10lgf0+20lg M+20lg N.
Make an uproar at the bottom of the phase noise of technical scheme output signal shown in Fig. 1=phase-locked loop chip phase discriminator+10lgM × f0+
20lgN.Relatively the two computing formula understands, and the phase-locking type low phase noise frequency source that the present invention proposes compares traditional scheme,
Its phase noise characteristic can optimize 10lgM in theory.
Phase-locking type low phase noise frequency source as shown in Figure 1, several subharmonic specifically taking crystal oscillator unit reflect as numeral
Depending on the phase demodulation frequency of phase device will be according to practical situation.According to description above, the overtone order taken is the biggest, output signal
Phase noise the lowest.But the most also to be limited by both sides, one is the receptible maximum phase demodulation of phase-locked loop chip institute
Frequency, two is final output signal frequency size, i.e. requires N >=1.
Embodiment two
Refer to Fig. 3, based on the inventive concept as embodiment one, the embodiment of the present application also provides for a kind of information processing
Method, including:
S101: obtain the harmonic signal that crystal oscillator unit produces；
S102: described harmonic signal carries out the phase-locked process of frequency multiplication, exports and frequency consistent with described harmonic signal phase place
The output signal of multiplication.
Optionally, the harmonic signal that described acquisition crystal oscillator unit produces, specifically include:
The signal producing described crystal oscillator unit is amplified processing；
Signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.
Optionally, described described harmonic signal is carried out the phase-locked process of frequency multiplication, export consistent with described harmonic signal phase place
And the output signal of frequency multiplication, specifically include:
Described harmonic signal is carried out the phase-locked process of frequency multiplication；
Harmonic signal after processing is amplified Filtering Processing, exports and frequency times consistent with described harmonic signal phase place
The output signal increased.
Embodiment three
Refer to Fig. 4, based on the inventive concept as embodiment one, the embodiment of the present application also provides for a kind of electronics and sets
Standby, including:
First acquiring unit 401, for obtaining the harmonic signal that crystal oscillator unit produces；
First output unit 402, for described harmonic signal being carried out the phase-locked process of frequency multiplication, output and described harmonic signal
Phase place is consistent and the output signal of frequency multiplication.
Optionally, described first acquiring unit specifically includes:
First amplification module, the signal for producing described crystal oscillator unit is amplified processing；
First pair of filtration module, the signal after amplifying through described amplifier is filtered, it is thus achieved that described harmonic signal
Optionally, described first output unit specifically includes:
First processing module, for carrying out the phase-locked process of frequency multiplication to described harmonic signal；
First amplifies filtration module, for the harmonic signal after processing is amplified Filtering Processing, exports humorous with described
Ripple signal phase is consistent and the output signal of frequency multiplication.
By the one or more technical schemes in the embodiment of the present application, it is possible to achieve following one or more technology are imitated
Really:
1, owing to, in technical scheme in the embodiment of the present application, the frequency source of design includes: crystal oscillator unit；Harmonic wave obtains
Unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；Phase locking frequency multiplying unit, with institute
State with reference to crystal oscillator harmonic generation unit connect, be used for receiving described harmonic signal, export consistent with described harmonic signal phase place and
The output signal of frequency multiplication.So, after the output of crystal oscillator unit, add harmonic wave acquiring unit, obtained by harmonic wave single
Unit selects the M order harmonic components (frequency is M × f0) of fundamental frequency (f0) of crystal unit output, using this harmonic signal as
The phase demodulation frequency of phase locking frequency multiplying unit, produces higher output frequency to be needed eventually through phase locking frequency multiplying unit, it is ensured that
The low phase noise characteristic of output signal.Thus it is possible to the output signal effectively solving the generation of prior art medium frequency source exists relatively
The technical problem of big phase noise.
2, owing to, in technical scheme in the embodiment of the present application, harmonic wave acquiring unit includes: amplifier, with described crystal oscillator
Unit connects, and the signal for producing described crystal oscillator unit is amplified processing；Wave filter, is connected with described amplifier, uses
In the signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.The harmonic wave produced due to crystal oscillator unit
Power compared with low 10dB～20dB of the power of first-harmonic, after crystal oscillator unit export, carry out signal amplify and harmonic frequency selects
Purpose is the phase demodulation frequency in order to improve phase locking frequency multiplying unit, thus reduces the ratio of phase demodulation frequency and output signal, improves crystalline substance
The power of harmonic frequency of shaking, to meet the phase locking frequency multiplying unit power requirement to phase demodulation frequency, it is achieved the low phase place of output signal
Noise characteristic.
3, owing to, in technical scheme in the embodiment of the present application, have employed described frequency source and also including: amplifier filters
Device, is connected with described voltage controlled oscillator, is amplified at filtering for the described output signal exporting described voltage controlled oscillator
The technological means of reason.As such, it is possible to the output signal of the upper frequency not having other interference signal obtained.
Those skilled in the art are it should be appreciated that embodiments of the invention can be provided as method, system or computer program
Product.Therefore, the reality in terms of the present invention can use complete hardware embodiment, complete software implementation or combine software and hardware
Execute the form of example.And, the present invention can use at one or more computers wherein including computer usable program code
The upper computer program product implemented of usable storage medium (including but not limited to disk memory, CD-ROM, optical memory etc.)
The form of product.
The present invention is with reference to method, equipment (system) and the flow process of computer program according to embodiments of the present invention
Figure and/or block diagram describe.It should be understood that can the most first-class by computer program instructions flowchart and/or block diagram
Flow process in journey and/or square frame and flow chart and/or block diagram and/or the combination of square frame.These computer programs can be provided
Instruction arrives the processor of general purpose computer, special-purpose computer, Embedded Processor or other programmable data processing device to produce
A raw machine so that the instruction performed by the processor of computer or other programmable data processing device is produced for real
The device of the function specified in one flow process of flow chart or multiple flow process and/or one square frame of block diagram or multiple square frame now.
These computer program instructions may be alternatively stored in and computer or other programmable data processing device can be guided with spy
Determine in the computer-readable memory that mode works so that the instruction being stored in this computer-readable memory produces and includes referring to
Make the manufacture of device, this command device realize at one flow process of flow chart or multiple flow process and/or one square frame of block diagram or
The function specified in multiple square frames.
These computer program instructions also can be loaded in computer or other programmable data processing device so that at meter
Perform sequence of operations step on calculation machine or other programmable devices to produce computer implemented process, thus at computer or
The instruction performed on other programmable devices provides for realizing at one flow process of flow chart or multiple flow process and/or block diagram one
The step of the function specified in individual square frame or multiple square frame.
Specifically, the computer program instructions that the classification in the embodiment of the present application is corresponding can be stored in CD, firmly
Dish, on the storage medium such as USB flash disk, when the computer program instructions corresponding with classification in storage medium by an electronic equipment reading or
When being performed, comprise the steps:
Obtain the harmonic signal that crystal oscillator unit produces；
Described harmonic signal is carried out the phase-locked process of frequency multiplication, exports consistent and frequency multiplication with described harmonic signal phase place
Output signal.
Optionally, in described storage medium storage with step: determine the calculating that at least one node in network is corresponding
Machine programmed instruction when executed, specifically includes following steps:
At least one node in described network is determined based on the network address and port information.
Optionally, in described storage medium storage with step: obtain meter corresponding to harmonic signal that crystal oscillator unit produces
Calculation machine programmed instruction when executed, specifically includes following steps:
The signal producing described crystal oscillator unit is amplified processing；
Signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.
Optionally, store in described storage medium and step: described harmonic signal is carried out the phase-locked process of frequency multiplication, output
Computer program instructions corresponding to consistent with described harmonic signal phase place and frequency multiplication output signal when executed, specifically
Comprise the steps:
Described harmonic signal is carried out the phase-locked process of frequency multiplication；
Harmonic signal after processing is amplified Filtering Processing, exports and frequency times consistent with described harmonic signal phase place
The output signal increased.
Although preferred embodiments of the present invention have been described, but those skilled in the art once know basic creation
Property concept, then can make other change and amendment to these embodiments.So, claims are intended to be construed to include excellent
Select embodiment and fall into all changes and the amendment of the scope of the invention.
Obviously, those skilled in the art can carry out various change and the modification essence without deviating from the present invention to the present invention
God and scope.So, if these amendments of the present invention and modification belong to the scope of the claims in the present invention and equivalent technologies thereof
Within, then the present invention is also intended to comprise these change and modification.
Claims (9)
1. a frequency source, including:
Crystal oscillator unit；
Harmonic wave acquiring unit, is connected with described crystal oscillator unit, for obtaining the harmonic signal that described crystal oscillator unit produces；
Phase locking frequency multiplying unit, is connected with reference to crystal oscillator harmonic generation unit with described, is used for receiving described harmonic signal, output and institute
State that harmonic signal phase place is consistent and the output signal of frequency multiplication.
2. frequency source as claimed in claim 1, it is characterised in that described harmonic wave acquiring unit specifically includes:
Amplifier, is connected with described crystal oscillator unit, and the signal for producing described crystal oscillator unit is amplified processing；
Wave filter, is connected with described amplifier, for being filtered the signal after described amplifier amplifies, it is thus achieved that described humorous
Ripple signal.
3. frequency source as claimed in claim 2, it is characterised in that described phase locking frequency multiplying unit specifically includes:
Digital phase discriminator, with described filters in series；
Loop filter, connects with described digital phase discriminator；
Voltage controlled oscillator, connects with described loop filter；
Frequency divider, is connected with described digital phase discriminator and described voltage controlled oscillator respectively, with described digital phase discriminator, described loop
The series circuit of wave filter and described voltage controlled oscillator is in parallel, forms negative-feedback circuit.
4. frequency source as claimed in claim 3, it is characterised in that described frequency source also includes:
Amplifilter, is connected with described voltage controlled oscillator, enters for the described output signal exporting described voltage controlled oscillator
Row amplifies Filtering Processing.
5. the frequency source as described in any claim in claim 1-4, it is characterised in that described crystal oscillator unit includes constant temperature
Crystal oscillator.
6. an information processing method, including:
Obtain the harmonic signal that crystal oscillator unit produces；
Described harmonic signal is carried out the phase-locked process of frequency multiplication, exports and the output of frequency multiplication consistent with described harmonic signal phase place
Signal.
7. method as claimed in claim 6, it is characterised in that the harmonic signal that described acquisition crystal oscillator unit produces, specifically wraps
Include:
The signal producing described crystal oscillator unit is amplified processing；
Signal after described amplifier amplifies is filtered, it is thus achieved that described harmonic signal.
8. method as claimed in claim 6, it is characterised in that described described harmonic signal is carried out the phase-locked process of frequency multiplication, defeated
Go out and the output signal of frequency multiplication consistent with described harmonic signal phase place, specifically include:
Described harmonic signal is carried out the phase-locked process of frequency multiplication；
Harmonic signal after processing is amplified Filtering Processing, exports consistent and frequency multiplication with described harmonic signal phase place
Output signal.
9. an electronic equipment, including:
First acquiring unit, for obtaining the harmonic signal that crystal oscillator unit produces；
First output unit, for described harmonic signal being carried out the phase-locked process of frequency multiplication, output and described harmonic signal phase place one
Cause and the output signal of frequency multiplication.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610344091.XA CN106059571A (en) | 2016-05-20 | 2016-05-20 | Frequency source, information processing method and electronic device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610344091.XA CN106059571A (en) | 2016-05-20 | 2016-05-20 | Frequency source, information processing method and electronic device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106059571A true CN106059571A (en) | 2016-10-26 |
Family
ID=57177433
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610344091.XA Pending CN106059571A (en) | 2016-05-20 | 2016-05-20 | Frequency source, information processing method and electronic device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106059571A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107589690A (en) * | 2017-08-11 | 2018-01-16 | 东北电力大学 | A kind of harmonic signal phase regulation method and device for piezoelectric micro system |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63164619A (en) * | 1986-12-26 | 1988-07-08 | Matsushita Electric Ind Co Ltd | Phase locked loop circuit |
| US5019790A (en) * | 1990-06-21 | 1991-05-28 | Wiltron Company | Method for eliminating subharmonic false locking in sampler and frequency multiplier based source locking systems |
| CN102006060A (en) * | 2010-11-08 | 2011-04-06 | 四川九洲电器集团有限责任公司 | Harmonic phase locking frequency source and phase locking method thereof |
| CN103762978A (en) * | 2014-01-20 | 2014-04-30 | 东南大学 | Broadband low-phase noise frequency synthesizer without frequency divider based on harmonic mixing |
| US8749282B1 (en) * | 2013-01-02 | 2014-06-10 | Ganesh Ramaswamy Basawapatna | Translational phase lock loop and synthesizer that eliminates dividers |
| CN104836581A (en) * | 2015-05-21 | 2015-08-12 | 南京熊猫电子股份有限公司 | High-performance broadband frequency source generation circuit employing multi-harmonic reference, and generation method |
-
2016
- 2016-05-20 CN CN201610344091.XA patent/CN106059571A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63164619A (en) * | 1986-12-26 | 1988-07-08 | Matsushita Electric Ind Co Ltd | Phase locked loop circuit |
| US5019790A (en) * | 1990-06-21 | 1991-05-28 | Wiltron Company | Method for eliminating subharmonic false locking in sampler and frequency multiplier based source locking systems |
| CN102006060A (en) * | 2010-11-08 | 2011-04-06 | 四川九洲电器集团有限责任公司 | Harmonic phase locking frequency source and phase locking method thereof |
| US8749282B1 (en) * | 2013-01-02 | 2014-06-10 | Ganesh Ramaswamy Basawapatna | Translational phase lock loop and synthesizer that eliminates dividers |
| CN103762978A (en) * | 2014-01-20 | 2014-04-30 | 东南大学 | Broadband low-phase noise frequency synthesizer without frequency divider based on harmonic mixing |
| CN104836581A (en) * | 2015-05-21 | 2015-08-12 | 南京熊猫电子股份有限公司 | High-performance broadband frequency source generation circuit employing multi-harmonic reference, and generation method |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107589690A (en) * | 2017-08-11 | 2018-01-16 | 东北电力大学 | A kind of harmonic signal phase regulation method and device for piezoelectric micro system |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6900676B1 (en) | Clock generator for generating accurate and low-jitter clock | |
| CN101572543A (en) | Method and device for stabilizing clock | |
| US8593228B2 (en) | Spread spectrum clock generators and electronic devices including the same | |
| CN102291134B (en) | Loop response time measuring device and method used for atomic frequency standard | |
| CN101807918B (en) | Synchronous coordinate system-based single phase locked loop and implementation method thereof | |
| WO2015161640A1 (en) | Time-to-digital converter and frequency tracking device and method | |
| Kihara et al. | Digital clocks for synchronization and communications | |
| TW201720060A (en) | Semiconductor device including modulator and semiconductor device including demodulator | |
| CN108055035A (en) | A kind of wideband frequency expanding unit of optical-electronic oscillator | |
| CN106059571A (en) | Frequency source, information processing method and electronic device | |
| US6463013B1 (en) | Clock generating apparatus and method thereof | |
| CN110515890A (en) | The data analysis method and system of multiprocessor systems on chips MPSOC | |
| CN105322957A (en) | Method and system for manufacturing frequency control source loop | |
| CN115882825A (en) | Clock frequency multiplier and calibration method, phase-locked loop, frequency synthesizer and electronic equipment | |
| WO2022247215A1 (en) | Phase-locked loop frequency synthesizer and control method therefor | |
| US8269533B2 (en) | Digital phase-locked loop | |
| CN112290934B (en) | Controllable jitter clock generating device based on Bias-Tee signal synthesis | |
| CN104539289B (en) | A kind of appraisal procedure and device of atomic frequency standard frequency short-term stability | |
| CN102638262A (en) | Miniature phase-locked frequency synthesizer | |
| CN112653453A (en) | Phase-locked loop based on empirical mode decomposition | |
| CN203340051U (en) | Phase-locked loop system | |
| CN103107796B (en) | Clock data recovery circuit | |
| CN113162617A (en) | Low-phase-noise X-band frequency source and modulation method thereof | |
| Park et al. | A low power DLL based clock and data recovery circuit with wide range anti-harmonic lock | |
| CN212086172U (en) | Clock generation circuit and clock generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20161026 |