CN101795136B - Digital-to-analog conversion circuit - Google Patents
Digital-to-analog conversion circuit Download PDFInfo
- Publication number
- CN101795136B CN101795136B CN 201010107621 CN201010107621A CN101795136B CN 101795136 B CN101795136 B CN 101795136B CN 201010107621 CN201010107621 CN 201010107621 CN 201010107621 A CN201010107621 A CN 201010107621A CN 101795136 B CN101795136 B CN 101795136B
- Authority
- CN
- China
- Prior art keywords
- transmission gate
- digital
- ctrl
- grid
- resistance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000006243 chemical reaction Methods 0.000 title abstract description 5
- 230000005540 biological transmission Effects 0.000 claims abstract description 124
- 239000003990 capacitor Substances 0.000 claims abstract description 7
- 101150070189 CIN3 gene Proteins 0.000 claims description 4
- 101150110971 CIN7 gene Proteins 0.000 claims description 4
- 101100286980 Daucus carota INV2 gene Proteins 0.000 claims description 4
- 101100508840 Daucus carota INV3 gene Proteins 0.000 claims description 4
- 101150110298 INV1 gene Proteins 0.000 claims description 4
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 claims description 4
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 claims description 4
- 230000002708 enhancing effect Effects 0.000 abstract 1
- 238000003491 array Methods 0.000 description 8
- 230000000694 effects Effects 0.000 description 7
- 239000004065 semiconductor Substances 0.000 description 7
- 238000010586 diagram Methods 0.000 description 4
- 230000001105 regulatory effect Effects 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
Images
Landscapes
- Electronic Switches (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
The invention relates to a digital-to-analog conversion circuit, which belongs to the technical field of electronics. The digital-to-analog conversion circuit comprises a transistor MN0, resistors RA and RB, a capacitor C0, an operational amplifier op and a resistor voltage division array DAC_res_array with a resistance compensation network, wherein the operational amplifier realizes the function of clamping and determines the current of the branch circuit on which the transistor MN0 is positioned together with the resistor RB, thereby reducing the power consumption; the resistor voltage division array DAC_res_array is provided with a resistance compensation network; the control signal of the resistance compensation network is controlled by a digital input signal Digital and can obtain the corresponding compensating resistance value under the conditions of different digital input signals Digital to regulate the equivalent resistance at the AB end of the resistor voltage division array, thereby finally ensuring the conversion accuracy of the DAC circuit. In the invention, the resistance compensation network uses a transmission gate as the element to highly match the conducting resistor of the transmission gate in the resistor voltage division array, thereby enhancing the circuit precision; and the area occupied by the transmission gate is much smaller than the resistor, thereby reducing the chip area and the cost.
Description
Technical field
The invention belongs to electronic technology field, relate to a kind of have low-power consumption and high-precision digital-to-analogue conversion (DAC) circuit.
Background technology
Interface between DAC Chang Zuowei digital system and the analogue system uses.D/A converting circuit is receiving digitally encoded signal and provides corresponding analog current or the code translator of Voltage-output signal.When input received the signal of set of number coding, output produced take certain reference quantity as benchmark, changes proportional analog signal to input word, and such circuit is called linear DAC.Desirable N bit resolution DAC, its corresponding analog signal output is:
Vout=V
REF(b
02
0+b
12
1+b
22
2+……+b
N-12
N-1)
B wherein
0, b
1, b
2... b
nBe the digital code of output, V
REFBe reference level.
The fast development of digital processing technology is had higher requirement to DAC.For example, higher speed, higher resolution, lower power consumption and lower operating voltage etc.DAC structure commonly used generally mainly contains electric resistance partial pressure type DAC, switching capacity type DAC, current drive-type DAC etc.
Because electric resistance partial pressure type DAC (Resistor Divider DAC) is simple in structure, compact, regular, and because the magnitude of voltage of each voltage tap can not be lower than the magnitude of voltage of an adjacent following tap, thereby guaranteed monotonicity, therefore in the field of middle low resolution and middle low speed, be widely used.Electric resistance partial pressure type DAC is comprised of three parts, as shown in Figure 1.First is resistance pressure-dividing network, uses the resistance of N similar resistance with reference to level V
REFBe divided into 2
NIndividual magnitude of voltage; Second portion is switch arrays, and for given input coding, switch arrays provide a resistive path, will pass to output node corresponding to the level of input coding; For suitable impedance matching and certain driving force are provided, also need an output buffer as last part.
But there are some shortcomings in existing electric resistance partial pressure type DAC.For example switch arrays are realized by metal-oxide-semiconductor usually, because the impact of metal-oxide-semiconductor conducting resistance so that the output impedance of DAC presents the input coding mudulation effect, causes existing electric resistance partial pressure type DAC to exist precision lower, can't satisfy application demand.
Summary of the invention
The objective of the invention is, a kind of D/A converting circuit (DAC) is provided, compare with existing electric resistance partial pressure type DAC, the conducting resistance that the present invention has overcome owing to metal-oxide-semiconductor in the switch arrays causes DAC output impedance to present the problem of input coding mudulation effect, thereby has greatly improved the precision of DAC circuit.
Detailed technology scheme of the present invention is:
A kind of D/A converting circuit, as shown in Figure 2, by operational amplifier op, transistor MN0, resistance R
A, resistance R
B, capacitor C
0Form with electric resistance partial pressure array DAC_res_array.The positive input terminal of operational amplifier op connects reference voltage signal Vref, negative input end passes through resistance R
BPass through capacitor C in the time of the grid of ground connection, output termination transistor MN0
0Ground connection; Resistance R is passed through in the drain electrode of transistor MN0
AMeet power supply V
D, source electrode connecting resistance dividing potential drop array DAC_res_array port A and outputting analog signal Vout; The port B of electric resistance partial pressure array DAC_res_array passes through resistance R when connecing the negative input end of operational amplifier op
BGround connection; The digital signal input end of electric resistance partial pressure array DAC_res_array meets digital input signals digital.
Described electric resistance partial pressure array DAC_res_array is by roughly adjusted rheostat R
C, 5 series resistance R that resistance becomes geometric ratio to increase progressively
0, R
1, R
2, R
3And R
4, 5 transmission gates, 5 inverters and 1 resnstance transformer network consist of, as shown in Figure 3.Resnstance transformer network and resistance R
C, R
0, R
1, R
2, R
3, R
4Be connected on successively between the port B and port A of electric resistance partial pressure array DAC_res_array; Resistance R
0, R
1, R
2, R
3And R
4Two ends respectively transmission gate T0, T1, T2, T3 and a T4 in parallel; The 1st signal Digital<0th among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T0 when connecing the NMOS tube grid of transmission gate T0 by inverter INV0, the 2nd signal Digital<1st among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T1 when connecing the NMOS tube grid of transmission gate T1 by inverter INV1, the 3rd signal Digital<2 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T2 when connecing the NMOS tube grid of transmission gate T2 by inverter INV2, the 4th signal Digital<3 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T3, the 5th signal Digital<4 among the digital input signals digital when connecing the NMOS tube grid of transmission gate T3 by inverter INV3〉connect the gate pmos utmost point of transmission gate T4 when connecing the NMOS tube grid of transmission gate T4 by inverter INV4.
Described resnstance transformer network as shown in Figure 4, is made of 15 transmission gates and 5 inverters.6 transmission gate T10, T11, T12, T13, T14, T15 are connected on port B and the resistance R of electric resistance partial pressure array DAC_res_array successively
CBetween, the grid of the PMOS pipe of these 6 transmission gates is ground connection all, and the grid of NMOS pipe all meets power supply V
DEnd after transmission gate T0a and the T0b series connection is meeting between transmission gate T11 and the T12 another termination port B; The 1st signal Comp_ctrl<0th among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T0a and T0b, connect simultaneously the grid of two PMOS pipes of transmission gate T0a and T0b by an inverter.End after transmission gate T1a and the T1b series connection is meeting between transmission gate T12 and the T13 another termination port B; The 2nd signal Comp_ctrl<1st among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T1a and T1b, connect simultaneously the grid of two PMOS pipes of transmission gate T1a and T1b by an inverter.End after transmission gate T2a and the T2b series connection is meeting between transmission gate T13 and the T14 another termination port B; The 3rd signal Comp_ctrl<2 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T2a and T2b, connect simultaneously the grid of two PMOS pipes of transmission gate T2a and T2b by an inverter.End after transmission gate T3a and the T3b series connection is meeting between transmission gate T14 and the T15 another termination port B; The 4th signal Comp_ctrl<3 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T3a and T3b, connect simultaneously the grid of two PMOS pipes of transmission gate T3a and T3b by an inverter.End after transmission gate T4a and the T4b series connection is connecing transmission gate T15 and resistance R
CBetween, another termination port B; The 5th signal Comp_ctrl<4 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T4a and T4b, connect simultaneously the grid of two PMOS pipes of transmission gate T4a and T4b by an inverter.
Described compensating control signal comp_ctrl and digital input signals digital satisfy following relation: when digital input signals digital was 00000, compensating control signal comp_ctrl was 00000; When having one 1 among the digital input signals digital, compensating control signal comp_ctrl is 00001; When having two 1 among the digital input signals digital, compensating control signal comp_ctrl is 00011; When having three 1 among the digital input signals digital, compensating control signal comp_ctrl is 00111; When having four 1 among the digital input signals digital, compensating control signal comp_ctrl is 01111; When digital input signals digital was 11111, compensating control signal comp_ctrl was 11111.
The invention has the beneficial effects as follows:
A kind of low power consumption high-precision DAC circuit provided by the invention, compare with existing electric resistance partial pressure type DAC, owing to having adopted the resnstance transformer network, the conducting resistance that has overcome owing to metal-oxide-semiconductor in the switch arrays causes DAC output impedance to present the problem of input coding mudulation effect, thereby greatly improved the precision of DAC circuit, reduced power consumption.And because what use all is metal-oxide-semiconductors in the compensating network, but not resistance so also reduced chip area, has reduced cost.
Description of drawings:
Fig. 1 conventional, electric-resistance is divided die mould DAC circuit diagram.
Fig. 2 DAC circuit diagram provided by the invention.
The circuit diagram of electric resistance array among Fig. 3 DAC provided by the invention.
The circuit diagram of electric resistance array internal resistance compensating network among Fig. 4 DAC provided by the invention.
Specific embodiments
Common electric resistance partial pressure type DAC circuit is all by resistance pressure-dividing network, and switch arrays and buffer form, as shown in Figure 1.But switch arrays are realized by metal-oxide-semiconductor usually, because the impact of metal-oxide-semiconductor parasitic capacitance and conducting resistance, so that the output impedance of DAC presents the input coding mudulation effect, namely can cause the pressure reduction between adjacent input digit coding inconsistent, the output voltage precision is lower.If in switch arrays, add the resnstance transformer network, be used for compensating the conducting resistance of introducing owing to the MOS switching tube, so that the switch conduction resistance in the electric resistance partial pressure array keeps constant value, just can improve DAC circuit precision.
A kind of D/A converting circuit, as shown in Figure 2, by operational amplifier op, transistor MN0, resistance R
A, resistance R
B, capacitor C
0Form with electric resistance partial pressure array DAC_res_array.The positive input terminal of operational amplifier op connects reference voltage signal Vref, negative input end passes through resistance R
BPass through capacitor C in the time of the grid of ground connection, output termination transistor MN0
0Ground connection; Resistance R is passed through in the drain electrode of transistor MN0
AMeet power supply V
D, source electrode connecting resistance dividing potential drop array DAC_res_array port A and outputting analog signal Vout; The port B of electric resistance partial pressure array DAC_res_array passes through resistance R when connecing the negative input end of operational amplifier op
BGround connection; The digital signal input end of electric resistance partial pressure array DAC_res_array meets digital input signals digital.
The effect of operational amplifier op be current potential clamper with inverting input at Vref, i.e. the value of amplifier in-phase input end.Because R
BA terminal voltage value be clamped at reference voltage vref, regulating resistance R
BResistance, can change the current value of electric resistance partial pressure array.Resistance R
BValue is fixing, and then adjustment pipe MN0 place branch current I is constant is:
This shows, DAC circuit of the present invention has the quiescent current that can control, makes the power consumption in the various output situations all lower.
Described electric resistance partial pressure array DAC_res_array is by roughly adjusted rheostat R
C, 5 series resistance R that resistance becomes geometric ratio to increase progressively
0, R
1, R
2, R
3And R
4, 5 transmission gates, 5 inverters and 1 resnstance transformer network consist of, as shown in Figure 3.Resnstance transformer network and resistance R
C, R
0, R
1, R
2, R
3, R
4Be connected on successively between the port B and port A of electric resistance partial pressure array DAC_res_array; Resistance R
0, R
1, R
2, R
3And R
4Two ends respectively transmission gate T0, T1, T2, T3 and a T4 in parallel; The 1st signal Digital<0th among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T0 when connecing the NMOS tube grid of transmission gate T0 by inverter INV0, the 2nd signal Digital<1st among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T1 when connecing the NMOS tube grid of transmission gate T1 by inverter INV1, the 3rd signal Digital<2 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T2 when connecing the NMOS tube grid of transmission gate T2 by inverter INV2, the 4th signal Digital<3 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T3, the 5th signal Digital<4 among the digital input signals digital when connecing the NMOS tube grid of transmission gate T3 by inverter INV3〉connect the gate pmos utmost point of transmission gate T4 when connecing the NMOS tube grid of transmission gate T4 by inverter INV4.
As Digital<n〉when signal was 0, the gate pmos pole tension of its corresponding transmission gate Tn was high, NMOS tube grid voltage is low, so transmission gate Tn closes the resistance R that is connected in parallel with this transmission gate
nBe access between port A, the B of electric resistance partial pressure array; And as Digital<n when signal was 1, the gate pmos pole tension of its corresponding transmission gate Tn was low, NMOS tube grid voltage is high, thus transmission gate Tn open because the conducting resistance of transmission gate is significantly less than the resistance R that is connected in parallel with it
n, resistance R
nBe equivalent to by short circuit the conducting resistance R of transmission gate
GBe access between port A, the B of electric resistance partial pressure array.As Digital<4:0〉when signal changes, the transmission gate conducting resistance R that is access in
GNumber also can change, will cause the input coding mudulation effect like this, so that not of uniform size the causing of step of simulation corresponding to adjacent two binary codes output causes error larger.So just must introduce a resnstance transformer network, come the electric resistance partial pressure array is compensated.
Described resnstance transformer network as shown in Figure 4, is made of 15 transmission gates and 5 inverters.6 transmission gate T10, T11, T12, T13, T14, T15 are connected on port B and the resistance R of electric resistance partial pressure array DAC_res_array successively
CBetween, the grid of the PMOS pipe of these 6 transmission gates is ground connection all, and the grid of NMOS pipe all meets power supply V
DEnd after transmission gate T0a and the T0b series connection is meeting between transmission gate T11 and the T12 another termination port B; The 1st signal Comp_ctrl<0th among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T0a and T0b, connect simultaneously the grid of two PMOS pipes of transmission gate T0a and T0b by an inverter.End after transmission gate T1a and the T1b series connection is meeting between transmission gate T12 and the T13 another termination port B; The 2nd signal comp_ctrl<1st among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T1a and T1b, connect simultaneously the grid of two PMOS pipes of transmission gate T1a and T1b by an inverter.End after transmission gate T2a and the T2b series connection is meeting between transmission gate T13 and the T14 another termination port B; The 3rd signal Comp_ctrl<2 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T2a and T2b, connect simultaneously the grid of two PMOS pipes of transmission gate T2a and T2b by an inverter.End after transmission gate T3a and the T3b series connection is meeting between transmission gate T14 and the T15 another termination port B; The 4th signal Comp_ctrl<3 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T3a and T3b, connect simultaneously the grid of two PMOS pipes of transmission gate T3a and T3b by an inverter.End after transmission gate T4a and the T4b series connection is connecing transmission gate T15 and resistance R
CBetween, another termination port B; The 5th signal Comp_ctrl<4 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T4a and T4b, connect simultaneously the grid of two PMOS pipes of transmission gate T4a and T4b by an inverter.
Resnstance transformer network of the present invention adopts the R-2R network configuration, simultaneously in order to guarantee the compensation levels of precision to the transmission gate conducting resistance, with the element of transmission gate as this circuit." 2R " part in this circuit, i.e. transmission gate Tna and the Tnb of two series connection are by Comp_ctrl<n〉control of signal realization switch.And the Comp_ctrl signal is subjected to the control of digital input signals Digital.Be achieved as follows logic by programming: " 1 " that occurs in the Digital signal is all moved to right, be input among the Comp_ctrl again, namely 1 among the Comp_ctrl begins to occur to a high position from lowest order, 1 the number that 1 number equals that Digital occurs.For example, when the Digital signal was 0 entirely, Comp_ctrl was 00000, and the all-in resistance of resnstance transformer network is 6R
GWhen one " 1 " only appearred in the Digital signal, Comp_ctrl was 00001, among the transmission gate T0a and T0b place in circuit in the resnstance transformer lattice network, with the T1 that connects, T0 is in parallel, and these four transmission gate equivalences become a transmission gate, at this moment, the all-in resistance of resnstance transformer network is 5R
GThe rest may be inferred, and when the Digital signal was 1 entirely, Comp_ctrl was 11111, and the all-in resistance of resnstance transformer network is R
GIn conjunction with the operation principle of electric resistance partial pressure array recited above, as can be known, no matter how the Digital signal changes, and the number of the transmission gate conducting resistance that accesses in the electric resistance partial pressure array is constant, is 6R
GLike this, Voltage-output difference corresponding to adjacent two binary digit input signal Digital just fixed.
When Digital was 0 entirely, the resistance value between A, B was maximum, R
AB=6R
G+ R
C+ R
0+ R
1+ R
2+ R
3+ R
4, corresponding output voltage V out is maximum Vout (max); When Digital was 1 entirely, the resistance value between A, B was minimum, R
AB=6R
G+ R
C, corresponding output voltage V out is minimum value Vout (min), by regulating R
CCan obtain required minimum output voltage.According to formula
Can obtain the minimum analog quantity that DAC can differentiate.
The resistance R of the electric resistance partial pressure array the inside in the DAC circuit of the present invention
0, R
1, R
2, R
3, R
4Proportional the increasing progressively of resistance.The computing the resistor value formula is
R
n=2
nR (3)
In the formula, R is a unit resistance, and the value of this resistance is determined by the minimum analog quantity in the electric current in the formula 4 and the formula 6.
According to specific requirement, set the parameters such as resistor current, can derive the functional relation between output voltage and supplied with digital signal,
DAC circuit of the present invention can carry out the position expansion, and Output Voltage Formula is as follows
The present invention can be applicable in the design of any electric resistance partial pressure type DAC, by transmission gate resnstance transformer network, can eliminate the coded modulation effect among traditional DAC, greatly improves the precision of DAC.In the design of this DAC, the quiescent current except amplifier only has one the tunnel, and can be by regulating reference voltage and resistance R
BChange, can obtain the very low high accuracy DAC circuit of quiescent dissipation.
Claims (1)
1. D/A converting circuit is by operational amplifier op, transistor MN0, resistance R
A, resistance R
B, capacitor C
0Form with electric resistance partial pressure array DAC_res_array; The positive input terminal of operational amplifier op connects reference voltage signal Vref, negative input end passes through resistance R
BPass through capacitor C in the time of the grid of ground connection, output termination transistor MN0
0Ground connection; Resistance R is passed through in the drain electrode of transistor MN0
AMeet power supply V
D, source electrode connecting resistance dividing potential drop array DAC_res_array port A and outputting analog signal Vout; The port B of electric resistance partial pressure array DAC_res_array passes through resistance R when connecing the negative input end of operational amplifier op
BGround connection; The digital signal input end of electric resistance partial pressure array DAC_res_array meets digital input signals digital;
It is characterized in that:
Described electric resistance partial pressure array DAC_res_array is by roughly adjusted rheostat R
C, 5 series resistance R that resistance becomes geometric ratio to increase progressively
0, R
1, R
2, R
3And R
4, 5 transmission gate T0, T1, T2, T3 and T4,5 inverter INV0, INV1, INV2, INV3 and INV4, and 1 resnstance transformer network consists of; Resnstance transformer network and resistance R
C, R
0, R
1, R
2, R
3, R
4Be connected on successively between the port B and port A of electric resistance partial pressure array DAC_res_array; Resistance R
0, R
1, R
2, R
3And R
4Two ends respectively transmission gate T0, T1, T2, T3 and a T4 in parallel; The 1st signal Digital<0th among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T0 when connecing the NMOS tube grid of transmission gate T0 by inverter INV0, the 2nd signal Digital<1st among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T1 when connecing the NMOS tube grid of transmission gate T1 by inverter INV1, the 3rd signal Digital<2 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T2 when connecing the NMOS tube grid of transmission gate T2 by inverter INV2, the 4th signal Digital<3 among the digital input signals digital〉connect the gate pmos utmost point of transmission gate T3, the 5th signal Digital<4 among the digital input signals digital when connecing the NMOS tube grid of transmission gate T3 by inverter INV3〉connect the gate pmos utmost point of transmission gate T4 when connecing the NMOS tube grid of transmission gate T4 by inverter INV4;
Described resnstance transformer network, by 16 transmission gate T10, T11, T12, T13, T14, T15, T0a, T0b, T1a, T1b, T2a, T2b, T3a, T3b, T4a and T4b, and 5 inverters consist of; 6 transmission gate T10, T11, T12, T13, T14, T15 are connected on port B and the resistance R of electric resistance partial pressure array DAC_res_array successively
CBetween, the grid of the PMOS pipe of these 6 transmission gates is ground connection all, and the grid of NMOS pipe all meets power supply V
DAfter transmission gate T0a and the T0b series connection one terminates between transmission gate T11 and the T12 another termination port B; The 1st signal Comp_ctrl<0th among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T0a and T0b, connect simultaneously the grid of two PMOS pipes of transmission gate T0a and T0b by an inverter; After transmission gate T1a and the T1b series connection one terminates between transmission gate T12 and the T13 another termination port B; The 2nd signal Comp_ctrl<1st among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T1a and T1b, connect simultaneously the grid of two PMOS pipes of transmission gate T1a and T1b by an inverter; After transmission gate T2a and the T2b series connection one terminates between transmission gate T13 and the T14 another termination port B; The 3rd signal Comp_ctrl<2 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T2a and T2b, connect simultaneously the grid of two PMOS pipes of transmission gate T2a and T2b by an inverter; After transmission gate T3a and the T3b series connection one terminates between transmission gate T14 and the T15 another termination port B; The 4th signal Comp_ctrl<3 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T3a and T3b, connect simultaneously the grid of two PMOS pipes of transmission gate T3a and T3b by an inverter; After transmission gate T4a and the T4b series connection one terminates at transmission gate T15 and resistance R
CBetween, another termination port B; The 5th signal Comp_ctrl<4 among the compensating control signal comp_ctrl〉connect the grid of two NMOS pipes of transmission gate T4a and T4b, connect simultaneously the grid of two PMOS pipes of transmission gate T4a and T4b by an inverter;
Described compensating control signal comp_ctrl and digital input signals digital satisfy following relation: when digital input signals digital was 00000, compensating control signal comp_ctrl was 00000; When having one 1 among the digital input signals digital, compensating control signal comp_ctrl is 00001; When having two 1 among the digital input signals digital, compensating control signal comp_ctrl is 00011; When having three 1 among the digital input signals digital, compensating control signal comp_ctrl is 00111; When having four 1 among the digital input signals digital, compensating control signal comp_ctrl is 01111; When digital input signals digital was 11111, compensating control signal comp_ctrl was 11111.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010107621 CN101795136B (en) | 2010-02-05 | 2010-02-05 | Digital-to-analog conversion circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN 201010107621 CN101795136B (en) | 2010-02-05 | 2010-02-05 | Digital-to-analog conversion circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101795136A CN101795136A (en) | 2010-08-04 |
CN101795136B true CN101795136B (en) | 2013-02-13 |
Family
ID=42587583
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201010107621 Expired - Fee Related CN101795136B (en) | 2010-02-05 | 2010-02-05 | Digital-to-analog conversion circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101795136B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106160742A (en) * | 2015-04-20 | 2016-11-23 | 郑州炜盛电子科技有限公司 | The data reading circuit of gas sensor and detection device |
CN105429506B (en) * | 2015-12-10 | 2018-06-15 | 北京理工大学 | More level driver circuit for piezoelectric ceramics and its drive control method |
CN114265038B (en) * | 2021-11-22 | 2024-02-09 | 电子科技大学 | High-precision switch type phase shifting unit with temperature compensation effect |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1042633A (en) * | 1988-11-10 | 1990-05-30 | 清华大学 | Digital/analogue converter of current model |
CN101399546A (en) * | 2007-09-26 | 2009-04-01 | 中芯国际集成电路制造(上海)有限公司 | D/A conversion unit and circuit |
CN101471669A (en) * | 2007-12-28 | 2009-07-01 | 上海华虹Nec电子有限公司 | D/A converter and D/A converting method |
-
2010
- 2010-02-05 CN CN 201010107621 patent/CN101795136B/en not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1042633A (en) * | 1988-11-10 | 1990-05-30 | 清华大学 | Digital/analogue converter of current model |
CN101399546A (en) * | 2007-09-26 | 2009-04-01 | 中芯国际集成电路制造(上海)有限公司 | D/A conversion unit and circuit |
CN101471669A (en) * | 2007-12-28 | 2009-07-01 | 上海华虹Nec电子有限公司 | D/A converter and D/A converting method |
Also Published As
Publication number | Publication date |
---|---|
CN101795136A (en) | 2010-08-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7323855B2 (en) | Digital pulse width modulated power supply with variable LSB | |
US7061421B1 (en) | Flash ADC with variable LSB | |
CN106817131B (en) | High-speed assembly line-successive approximation type ADC based on dynamic ringing operational amplifier | |
CN101692603B (en) | Gain bootstrap type C class reverser and application circuit thereof | |
CN101277112A (en) | Low-power consumption assembly line a/d converter by sharing operation amplifier | |
CN103548268A (en) | Compensated current cell to scale switching glitches in digital to analog convertors | |
CN102013892B (en) | Dynamic correction circuit for current source of current-steering digital-to-analog convertor | |
US10789046B1 (en) | Low-power fast current-mode meshed multiplication for multiply-accumulate in artificial intelligence | |
CN100546195C (en) | A kind of improved voltage marking D/A converter | |
CN102270972A (en) | Variable-gain amplifier | |
CN103297056A (en) | D/a converter | |
US11303294B2 (en) | Digital to analog converters | |
CN101795136B (en) | Digital-to-analog conversion circuit | |
KR20230148310A (en) | Analog to digital converter and semiconductor apparatus using the same | |
US11016732B1 (en) | Approximate nonlinear digital data conversion for small size multiply-accumulate in artificial intelligence | |
CN102075192A (en) | High speed digital-analog conversion circuit and operating method thereof | |
US5748128A (en) | Reduced current quadratic digital/analog converter with improved settling-time | |
Boiocchi et al. | Self-calibration in high speed current steering CMOS D/A converters | |
US10826525B1 (en) | Nonlinear data conversion for multi-quadrant multiplication in artificial intelligence | |
CN201138796Y (en) | Improved voltage scaling digital to analog converter | |
CN115296671A (en) | Digital-to-analog conversion circuit with mixed structure | |
CN102545907B (en) | Digital-analogue converter | |
CN101420229A (en) | High speed digital to analog converter | |
CN101594148B (en) | Flash ADC with current inserted structure | |
CN110022110B (en) | Voice coil motor damping control circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130213 |