CN101741387A - Integral analogue-to-digital converter and sampling control method thereof - Google Patents

Integral analogue-to-digital converter and sampling control method thereof Download PDF

Info

Publication number
CN101741387A
CN101741387A CN 200910261114 CN200910261114A CN101741387A CN 101741387 A CN101741387 A CN 101741387A CN 200910261114 CN200910261114 CN 200910261114 CN 200910261114 A CN200910261114 A CN 200910261114A CN 101741387 A CN101741387 A CN 101741387A
Authority
CN
China
Prior art keywords
input
feedback
sample switch
sampling
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN 200910261114
Other languages
Chinese (zh)
Other versions
CN101741387B (en
Inventor
周志浩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Beiling Co Ltd
Original Assignee
Shanghai Beiling Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Beiling Co Ltd filed Critical Shanghai Beiling Co Ltd
Priority to CN 200910261114 priority Critical patent/CN101741387B/en
Publication of CN101741387A publication Critical patent/CN101741387A/en
Application granted granted Critical
Publication of CN101741387B publication Critical patent/CN101741387B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Analogue/Digital Conversion (AREA)

Abstract

The invention relates to an integral analogue-to-digital converter and a sampling control method thereof. The converter comprises an integrator, a comparator and a down-sampling filter which are sequentially connected, and also comprises a logic control circuit, an input sampling circuit and a feedback sampling circuit, wherein the input end of the logic control circuit is connected with the output end of the comparator on the one hand, and is connected with the output end of the comparator through a negation gate on the other hand, and receives a first input control signal and a second input control signal input from the outside and outputs a first feedback control signal and a second feedback control signal for controlling the feedback sampling circuit. The logic control circuit is arranged to control alternate opening and closing of each sampling switch in a sampling period, so the sampling speed ratio between the input signal and the feedback signal is lowered, the signal-to-noise ratio caused by overload is finally and effectively lowered and defects of a method for reducing the ratio of input capacitance to feedback capacitance in the prior art are overcome.

Description

A kind of integral analogue-to-digital converter and sampling control method thereof
Technical field
The present invention relates to the electric energy metrical field, relate in particular to a kind of integral analogue-to-digital converter and sampling control method thereof that is used for the analog module of electric energy computation chip.
Background technology
As everyone knows, integral analogue-to-digital converter (being ∑ Δ A/D converter) generally adopts oversampling technique, noise shaping technology and digital filtering technique, by a large amount of noise energies being pushed to the outer high frequency treatment of signal baseband, utilize digital filter filtering out-of-band noise again, thereby obtain very high precision, yet, also just owing to adopted higher over-sampling, limited the bandwidth of signal to a certain extent, therefore ∑ Δ A/D converter is mainly used in low speed, the high accuracy field, especially in the low bandwidth requirement, and need to be commonly employed in the high-precision ammeter design.
In the prior art, with simple single order ∑ Δ A/D converter is example, its structured flowchart as shown in Figure 1, it comprises analog modulator 1 ' and desampling fir filter 2 ', and analog modulator 1 ' comprises sampling hold circuit 11 ', adder 12 ', integrator 13 ', comparator 14 ' and digital to analog converter 15 ', wherein, analog modulator 1 ' is a most important parts in the entire circuit, because it has determined highest resolution and conversion speed that whole ∑ Δ A/D converter can reach; Specifically, when the aanalogvoltage that inputs to integrator 13 ' near through the positive reference voltage signal Vref+ of digital to analog converter 15 ' feedback or negative reference voltage signal Vref-the time, the noise energy level rises rapidly.When the input overload took place, noise increased sharply, and in the long clock cycle, the result of analog modulator 1 ' output remains under the same state, therefore needs a longer clock cycle to stablize the output of integrator 13 ' to obtain accurate output.
Yet in fact, in the analog modulator system of high-order, promptly include under the situation of a plurality of integrators, the unsettled risk of analog modulator system increases, and the scope of signal input is dwindled.It is that a reduction is because the unsettled way of analog modulator system that the input overload causes that integrator gain is dwindled, the method essence that integrator gain is dwindled is to adjust the ratio of integrator input capacitance and feedback capacity, the electric charge that causes being transferred to input capacitance from feedback capacity effectively increases, specifically:
According to the charge balance equation:
RC inV in+m(-C refV ref)+(1-m)(C refV ref)＝0 (1)
In the formula (1),
R: the ratio of input signal sample frequency and benchmark sample rate;
C In: input capacitance;
V In: input signal;
M: in the enough big output stream, be output as high density;
V Ref: reference voltage;
C Ref: feedback capacity;
Formula (1) gets after deriving:
m＝(1+R)(C in/C ref)(V in/V ref) (2)
By formula (2) as seen:
Signal to noise ratio
Figure G2009102611140D00021
Can see by formula (3), by adjusting input capacitance C InWith feedback capacity C RefRatio, can reduce the value of signal to noise ratio Gain, thereby reduce the risk of input overload effectively, improved the scope of input signal.But this method in fact, be by reducing input capacitance, make the ratio of input capacitance and feedback capacity reduce, promptly on addition node, the share that comes from input signal reduces, the share that comes from feedback signal increases, because the signal of input is weakened at the integrator input, thereby has reduced the dynamic range of whole ∑ Δ A/D converter.
Summary of the invention
In order to overcome the deficiency that above-mentioned prior art exists, the present invention aims to provide a kind of integral analogue-to-digital converter and sampling control method thereof of improvement, to realize improving the input range of input signal, optimize because the purpose of the unstable situation of system that the input overload causes.
The described a kind of integral analogue-to-digital converter of one of the present invention comprises the integrator, comparator and the desampling fir filter that connect successively, and described transducer also comprises a logic control circuit, an input sampling circuit and a feedback sampling circuit,
The input of described logic control circuit is connected with the output of described comparator on the one hand, be connected with the output of described comparator by a not gate on the other hand, and receiving outside first input control signal and second input control signal of importing, output is used to control first feedback control signal and second feedback control signal of described feedback sampling circuit;
Described input sampling circuit comprises the first input sample switch of series connection successively and the 3rd input sample switch and the 4th input sample switch of the second input sample switch and series connection successively, the output of this second input sample switch is connected the inverting input of described integrator, the output of the 4th input sample switch is connected the in-phase input end of described integrator, and be connected with the 5th input sample switch between the input of the output of the described first input sample switch and the 3rd input sample switch, be connected with the 7th input sample switch between the input of this first input sample switch and the output of the 3rd input sample switch, the output of described first input sample switch and the 3rd input sample switch is also respectively by the 6th input sample switch and the 8th input sample switch ground connection;
Described feedback sampling circuit comprises the first feedback sample switch of series connection successively and the 3rd feedback sample switch and the 4th feedback sample switch of the second feedback sample switch and series connection successively, the output of this second feedback sample switch is connected the in-phase input end of described integrator, the output of the 4th feedback sample switch is connected the inverting input of described integrator, and be connected with the 5th feedback sample switch between the output of the described first feedback sample switch and the 3rd feedback sample switch input terminal, be connected with the 7th feedback sample switch between the input of this first feedback sample switch and the 3rd feedback sample output switching terminal, be connected with the 6th feedback sample switch between the input of the described second feedback sample switch and the 4th feedback sample output switching terminal, be connected with the 8th feedback sample switch between the output of this second feedback sample switch and the 4th feedback sample switch input terminal.
In above-mentioned integral analogue-to-digital converter, described the second, the 4th, the 5th, the 7th input sample switch and the first, the 3rd feedback sample switch receive described first input control signal, described the first, the 3rd, the 6th, the 8th input sample switch and the 5th, the 7th feedback sample switch receive described second input control signal, described the 6th, the 8th feedback sample switch receives described first feedback control signal, and described the second, the 4th feedback sample switch receives described second feedback control signal.
In above-mentioned integral analogue-to-digital converter, series connection first input capacitance between the described first input sample switch and the second input sample switch, series connection second input capacitance between described the 3rd input sample switch and the 4th input sample switch, series connection first feedback capacity between the described first feedback sample switch and the second feedback sample switch, series connection second feedback capacity between described the 3rd feedback sample switch and the 4th feedback sample switch.
The sampling control method of two described a kind of integral analogue-to-digital converters of the present invention comprises the following steps,
Step 1, in preceding half sampling period, control positive and negative voltage input signal of sampling and positive-negative feedback reference voltage signal;
Step 2, in back half sampling period, control sampling positive-negative feedback reference voltage signal.
In the sampling control method of above-mentioned integral analogue-to-digital converter, described step 1 and step 2 realize by logic control circuit, several input sample switches and several feedback sample switches.
Owing to adopted above-mentioned technical solution, the present invention alternately opens and closes in a sampling period to control each sampling switch by setting up logic control circuit, make input voltage signal in an employing cycle, once sample, and the reference voltage signal of feedback is twice of sampling period sampling, thereby reduced the sampling rate ratio of input signal with feedback signal, and the final signal to noise ratio that makes overload cause effectively descends, and improved the existing defective of method of dwindling input capacitance and feedback capacity ratio in the prior art.
Description of drawings
Fig. 1 is the structured flowchart of single order ∑ Δ A/D converter in the prior art;
Fig. 2 is the structural representation of integral analogue-to-digital converter of the present invention;
Fig. 3 is the sequential chart of the input control signal in the integral analogue-to-digital converter of the present invention;
Fig. 4 is the sequential chart of the feedback control signal in the integral analogue-to-digital converter of the present invention;
Fig. 5 is the integral analogue-to-digital converter of the present invention equivalent structure schematic diagram of 1 o'clock time period in a sampling period;
Fig. 6 is the integral analogue-to-digital converter of the present invention equivalent structure schematic diagram of 2 o'clock time periods in a sampling period.
Embodiment
Below in conjunction with accompanying drawing, specific embodiments of the invention are elaborated.
As shown in Figure 2, one of the present invention's integral analogue-to-digital converter comprises input sampling circuit 1, feedback sampling circuit 2, integrator 3, comparator 4, desampling fir filter 5 and logic control circuit 6, wherein,
The input of logic control circuit 6 directly is connected with the output of comparator 4 on the one hand, receive data-signal Y1, be connected with the output of comparator 4 by a not gate 7 on the other hand, receive anti-phase data signal Y2, also receive the first input control signal T1 and the second input control signal T2 of outside input simultaneously, output is used for the first feedback control signal T1Y1+T2Y2 and the second feedback control signal T2Y1+T1Y2 of Control and Feedback sample circuit 2;
Input sampling circuit 1 comprises the 3rd input sample switch S 13, the second input capacitance Cin2 and the 4th input sample switch S 14 of the first input sample switch S 11, the first input capacitance Cin1 and the second input sample switch S 12 of series connection successively and series connection successively; Wherein, the input of the first input sample switch S 11 receives positive input voltage signal Vin+, and the output of the second input sample switch S 12 is connected with the inverting input of integrator 3; The input of the 3rd input sample switch S 13 receives negative input voltage signal Vin-, and the output of the 4th input sample switch S 14 is connected with the in-phase input end of integrator 3; In addition, be connected with between the input of the output of the first input sample switch S 11 and the 3rd input sample switch S 13 between the output of the input of the 5th input sample switch S 15, the first input sample switch S 11 and the 3rd input sample switch S 13 and be connected with the 7th input sample switch S 17; The output of the first input sample switch S 11 and the 3rd input sample switch S 13 is also respectively by the 6th input sample switch S 16 and the 8th input sample switch S 18 ground connection;
Feedback sampling circuit 2 comprises the 3rd feedback sample switch S 23, the second feedback capacity Cref2 and the 4th feedback sample switch S 24 of the first feedback sample switch S 21, the first feedback capacity Cref1 and the second feedback sample switch S 2 of series connection successively and series connection successively; Wherein, the input of the first feedback sample switch S 21 receives positive reference voltage signal Vref+, and the output of the second feedback sample switch S 22 is connected with the in-phase input end of integrator 3; The input of the 3rd feedback sample switch S 23 receives negative reference voltage signal Vref-, and the output of the 4th feedback sample switch S 24 is connected with the inverting input of integrator 3; In addition, be connected with between the output of the first feedback sample switch S 21 and the 3rd feedback sample switch S 23 inputs between the input of the 5th feedback sample switch S 25, the first feedback sample switch S 21 and the 3rd feedback sample switch S 23 outputs and be connected with the 7th feedback sample switch S 27; Be connected with between the input of the second feedback sample switch S 22 and the 4th feedback sample switch S 24 outputs between the output of the 6th feedback sample switch S 26, the second feedback sample switch S 22 and the 4th feedback sample switch S 24 inputs and be connected with the 8th feedback sample switch S 28.
In the present invention, the second, the 4th, the 5th, the 7th input sample switch S 12, S14, S15, S17 and first, the 3rd feedback sample switch S 21, S23 receive the first input control signal T1, promptly control its switching by the first input control signal T1; The first, the 3rd, the 6th, the 8th input sample switch S 11, S13, S16, S18 and the 5th, the 7th feedback sample switch S 25, S27 are controlled by the second input control signal T2; Six, the 8th feedback sample switch S 26, S28 are controlled by the first feedback control signal T1Y1+T2Y2, and the second, the 4th feedback sample switch S 22, S24 are controlled by the second feedback control signal T2Y1+T1Y2.
Seeing also Fig. 3 to Fig. 6, in the present embodiment, is example with above-mentioned integral analogue-to-digital converter, and the sampling control method of a kind of integral analogue-to-digital converter of two of the present invention is elaborated, and this sampling control method comprises the following steps,
Step 1, in preceding half sampling period, i.e. in the time period 1, the first input control signal T1 is a high level, the second, the 4th, the 5th, the 7th input sample switch S 12, S14, S15, S17 and first, the 3rd feedback sample switch S 21, S23 closure; The second input control signal T2 is a low level, first, the 3rd, the 6th, the 8th input sample switch S 11, S13, S16, S18 and the 5th, the 7th feedback sample switch S 25, S27 opens, the integral analogue-to-digital converter sampling just, negative input voltage signal Vin+, Vin-, comparator 4 outputs one data-signal Y1, be Y1=1, then the first feedback control signal T1Y1+T2Y2 of logic control circuit 6 outputs is a high level, the 6th, the 8th feedback sample switch S 26, the S28 closure, the second feedback control signal T2Y1+T1Y2 is a low level, second, the 4th feedback sample switch S 22, S24 opens, integral analogue-to-digital converter is just being sampled simultaneously, negative feedback reference voltage signal Vref+, Vref-, at this moment, the equivalent structure schematic diagram of integral analogue-to-digital converter as shown in Figure 5;
Step 2, in back half sampling period, i.e. in the time period 2, the first input control signal T1 is a low level, the second, the 4th, the 5th, the 7th input sample switch S 12, S14, S15, S17 and first, the 3rd feedback sample switch S 21, S23 open; The second input control signal T2 is a high level, first, the 3rd, the 6th, the 8th input sample switch S 11, S13, S16, S18 and the 5th, the 7th feedback sample switch S 25, the S27 closure, just, negative input voltage signal Vin+, Vin-ground connection, the logic control circuit 6 outputs first feedback control signal T1Y1+T2Y2 is a low level, the 6th, the 8th feedback sample switch S 26, S28 opens, the second feedback control signal T2Y1+T1Y2 is a high level, second, the 4th feedback sample switch S 22, the S24 closure, integral analogue-to-digital converter is just only being sampled, negative feedback reference voltage signal Vref+, Vref-this moment, the equivalent structure schematic diagram of integral analogue-to-digital converter as shown in Figure 6.
By above-mentioned sampling control method as can be known, in the present invention, the sampling rate of positive-negative feedback reference voltage signal Vref+, Vref-is the twice of the sampling rate of positive and negative input voltage signal Vin+, Vin-, therefore, the ratio R of aforesaid input signal sample frequency and benchmark sample rate can be changed into 0.5 by the present invention;
Again by formula
Figure G2009102611140D00061
As can be known,
The present invention can be under the prerequisite of the dynamic range that does not reduce whole analog to digital converter, and the signal to noise ratio Gain of the analog to digital converter that makes effectively reduces.
Below embodiment has been described in detail the present invention in conjunction with the accompanying drawings, and those skilled in the art can make the many variations example to the present invention according to the above description.Thereby some details among the embodiment should not constitute limitation of the invention, and the scope that the present invention will define with appended claims is as protection scope of the present invention.

Claims (5)

1. integral analogue-to-digital converter, it comprises integrator, comparator and the desampling fir filter that connects successively, it is characterized in that described transducer also comprises a logic control circuit, an input sampling circuit and a feedback sampling circuit,
The input of described logic control circuit is connected with the output of described comparator on the one hand, be connected with the output of described comparator by a not gate on the other hand, and receiving outside first input control signal and second input control signal of importing, output is used to control first feedback control signal and second feedback control signal of described feedback sampling circuit;
Described input sampling circuit comprises the first input sample switch of series connection successively and the 3rd input sample switch and the 4th input sample switch of the second input sample switch and series connection successively, the output of this second input sample switch is connected the inverting input of described integrator, the output of the 4th input sample switch is connected the in-phase input end of described integrator, and be connected with the 5th input sample switch between the input of the output of the described first input sample switch and the 3rd input sample switch, be connected with the 7th input sample switch between the input of this first input sample switch and the output of the 3rd input sample switch, the output of described first input sample switch and the 3rd input sample switch is also respectively by the 6th input sample switch and the 8th input sample switch ground connection;
Described feedback sampling circuit comprises the first feedback sample switch of series connection successively and the 3rd feedback sample switch and the 4th feedback sample switch of the second feedback sample switch and series connection successively, the output of this second feedback sample switch is connected the in-phase input end of described integrator, the output of the 4th feedback sample switch is connected the inverting input of described integrator, and be connected with the 5th feedback sample switch between the output of the described first feedback sample switch and the 3rd feedback sample switch input terminal, be connected with the 7th feedback sample switch between the input of this first feedback sample switch and the 3rd feedback sample output switching terminal, be connected with the 6th feedback sample switch between the input of the described second feedback sample switch and the 4th feedback sample output switching terminal, be connected with the 8th feedback sample switch between the output of this second feedback sample switch and the 4th feedback sample switch input terminal.
2. integral analogue-to-digital converter according to claim 1, it is characterized in that, described the second, the 4th, the 5th, the 7th input sample switch and the first, the 3rd feedback sample switch receive described first input control signal, described the first, the 3rd, the 6th, the 8th input sample switch and the 5th, the 7th feedback sample switch receive described second input control signal, described the 6th, the 8th feedback sample switch receives described first feedback control signal, and described the second, the 4th feedback sample switch receives described second feedback control signal.
3. integral analogue-to-digital converter according to claim 1, it is characterized in that, series connection first input capacitance between the described first input sample switch and the second input sample switch, series connection second input capacitance between described the 3rd input sample switch and the 4th input sample switch, series connection first feedback capacity between the described first feedback sample switch and the second feedback sample switch, series connection second feedback capacity between described the 3rd feedback sample switch and the 4th feedback sample switch.
4. the sampling control method of an integral analogue-to-digital converter is characterized in that, described sampling control method comprises the following steps,
Step 1, in preceding half sampling period, control positive and negative voltage input signal of sampling and positive-negative feedback reference voltage signal;
Step 2, in back half sampling period, control sampling positive-negative feedback reference voltage signal.
5. the sampling control method of integral analogue-to-digital converter according to claim 4 is characterized in that, described step 1 and step 2 realize by logic control circuit, several input sample switches and several feedback sample switches.
CN 200910261114 2009-12-17 2009-12-17 Integral analogue-to-digital converter and sampling control method thereof Expired - Fee Related CN101741387B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200910261114 CN101741387B (en) 2009-12-17 2009-12-17 Integral analogue-to-digital converter and sampling control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200910261114 CN101741387B (en) 2009-12-17 2009-12-17 Integral analogue-to-digital converter and sampling control method thereof

Publications (2)

Publication Number Publication Date
CN101741387A true CN101741387A (en) 2010-06-16
CN101741387B CN101741387B (en) 2013-03-27

Family

ID=42464361

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200910261114 Expired - Fee Related CN101741387B (en) 2009-12-17 2009-12-17 Integral analogue-to-digital converter and sampling control method thereof

Country Status (1)

Country Link
CN (1) CN101741387B (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102868408A (en) * 2011-07-05 2013-01-09 北京立博信荣科技有限公司 Integral analog-to-digital converter
CN103825596A (en) * 2014-03-07 2014-05-28 中国科学院半导体研究所 Programmable switched capacitor integrator suitable for temperature sensor
CN104184477A (en) * 2014-09-01 2014-12-03 长沙景嘉微电子股份有限公司 High-performance DAC circuit used for continuous-type Sigma_Delta ADC
CN105099455A (en) * 2014-05-13 2015-11-25 联发科技股份有限公司 Sampling circuit for sampling signal input and related control method
CN104168019B (en) * 2014-07-22 2017-11-24 常州同惠电子股份有限公司 Analog-digital converter and conversion method for digital multimeter
CN108028660A (en) * 2015-07-09 2018-05-11 于利奇研究中心有限公司 For the filter circuit being filtered to the input signal of analog-digital converter
CN109253725A (en) * 2017-07-13 2019-01-22 深迪半导体(上海)有限公司 A kind of signal processing system of MEMS gyroscope
CN110622422A (en) * 2017-03-10 2019-12-27 赛灵思公司 SAR ADC with programmable resolution
CN111490787A (en) * 2019-01-29 2020-08-04 江苏润石科技有限公司 ∑ -delta modulator and method for reducing nonlinearity and gain error

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5461381A (en) * 1993-12-13 1995-10-24 Motorola, Inc. Sigma-delta analog-to-digital converter (ADC) with feedback compensation and method therefor
DE102004049481B4 (en) * 2004-10-11 2007-10-18 Infineon Technologies Ag Analog to digital converter

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102868408B (en) * 2011-07-05 2015-05-20 北京立博信荣科技有限公司 Integral analog-to-digital converter
CN102868408A (en) * 2011-07-05 2013-01-09 北京立博信荣科技有限公司 Integral analog-to-digital converter
CN103825596A (en) * 2014-03-07 2014-05-28 中国科学院半导体研究所 Programmable switched capacitor integrator suitable for temperature sensor
CN103825596B (en) * 2014-03-07 2016-09-28 中国科学院半导体研究所 It is applicable to the programmable switch capacitance integrator of temperature sensor
CN105099455B (en) * 2014-05-13 2018-11-30 联发科技股份有限公司 The sample circuit and its control method sampled to input signal
CN105099455A (en) * 2014-05-13 2015-11-25 联发科技股份有限公司 Sampling circuit for sampling signal input and related control method
CN104168019B (en) * 2014-07-22 2017-11-24 常州同惠电子股份有限公司 Analog-digital converter and conversion method for digital multimeter
CN104184477A (en) * 2014-09-01 2014-12-03 长沙景嘉微电子股份有限公司 High-performance DAC circuit used for continuous-type Sigma_Delta ADC
CN104184477B (en) * 2014-09-01 2017-10-03 长沙景嘉微电子股份有限公司 A kind of high-performance DAC-circuit for continuous type Sigma_Delta ADC
CN108028660A (en) * 2015-07-09 2018-05-11 于利奇研究中心有限公司 For the filter circuit being filtered to the input signal of analog-digital converter
CN108028660B (en) * 2015-07-09 2021-08-17 于利奇研究中心有限公司 Filter circuit for filtering an input signal of an analog-to-digital converter
CN110622422A (en) * 2017-03-10 2019-12-27 赛灵思公司 SAR ADC with programmable resolution
CN110622422B (en) * 2017-03-10 2024-03-29 赛灵思公司 Resolution programmable SAR ADC
CN109253725A (en) * 2017-07-13 2019-01-22 深迪半导体(上海)有限公司 A kind of signal processing system of MEMS gyroscope
CN111490787A (en) * 2019-01-29 2020-08-04 江苏润石科技有限公司 ∑ -delta modulator and method for reducing nonlinearity and gain error
WO2020155466A1 (en) * 2019-01-29 2020-08-06 江苏润石科技有限公司 Σ-∆ modulator and method for reducing nonlinear error and gain error
CN111490787B (en) * 2019-01-29 2023-07-21 江苏润石科技有限公司 Sigma-delta modulator and method for reducing nonlinearity and gain error

Also Published As

Publication number Publication date
CN101741387B (en) 2013-03-27

Similar Documents

Publication Publication Date Title
CN101741387B (en) Integral analogue-to-digital converter and sampling control method thereof
CN107395206B (en) Successive approximation type digital-to-analog converter with feedback advance setting and corresponding Delta-SigmaADC framework
US9136867B2 (en) ΔΣ-modulator and ΔΣ-A/D converter
EP2430760B1 (en) Sigma-delta converters and methods for analog-to-digital conversion
US8217815B2 (en) Sigma-delta modulator with shared operational amplifier and associated method
CN108900195B (en) Oversampling analog-to-digital converter and dynamic error calibration method of feedback digital-to-analog converter
JP4662826B2 (en) Switch control circuit, ΔΣ modulation circuit, and ΔΣ modulation AD converter
US8823566B2 (en) Analog to digital conversion architecture and method with input and reference voltage scaling
CN110022155B (en) Asynchronous over-level sampling analog-to-digital converter with sampling threshold changing along with input signal
US7158063B2 (en) High-resolution sigma-delta converter
CN201616819U (en) Integral analog-to-digital converter
JP2006140600A (en) Sigma delta a/d converter
US20050219065A1 (en) Gain control for delta sigma analog-to-digital converter
Brewer et al. A 100dB SNR 2.5 MS/s output data rate/spl Delta//spl Sigma/ADC
CN102723953B (en) A kind of Sigma-Delta modulator of variable type
CN103762989B (en) Digital-to-analog conversion circuit
CN111988037A (en) Sigma-Delta modulator with capacitor sharing structure
CN104348489B (en) Feed forward type triangular integration modulator
CN111181566B (en) Delta-sigma modulator and related signal processing method
CN111342842A (en) Novel high-speed high-precision analog-to-digital converter
CN103546153A (en) Time constant correcting circuit and method
CN112994699A (en) Offset calibration device, successive approximation type analog-to-digital conversion device and offset calibration method
US7880653B2 (en) Switched-capacitor circuits, integration systems, and methods of operation thereof
CN101465650A (en) Integral form analog-digital converter based on digital pulse-width modulation and analog-digital converting method
CN203574636U (en) Audio digital-to-analog conversion circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20130327