CN101739319A - Computer device - Google Patents
Computer device Download PDFInfo
- Publication number
- CN101739319A CN101739319A CN200810178369A CN200810178369A CN101739319A CN 101739319 A CN101739319 A CN 101739319A CN 200810178369 A CN200810178369 A CN 200810178369A CN 200810178369 A CN200810178369 A CN 200810178369A CN 101739319 A CN101739319 A CN 101739319A
- Authority
- CN
- China
- Prior art keywords
- signal
- computer installation
- management controller
- state
- baseboard management
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012360 testing method Methods 0.000 claims description 41
- 238000009434 installation Methods 0.000 claims description 36
- 239000000758 substrate Substances 0.000 abstract 2
- 238000000034 method Methods 0.000 description 8
- 230000002596 correlated effect Effects 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000875 corresponding effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
Images
Abstract
The invention discloses a computer device, which comprises a substrate management controller, a system chip, a control unit and a power supply device. The substrate management controller outputs a power off signal, switches the power off signal to an invalid state and valid state with reference to a first preset time and a second preset time respectively, and outputs a pulse signal when the power off signal is switched into the invalid state from the valid state. The system chip receives the pulse signal and generates a starting signal accordingly. The control unit receives the starting signal and the power off signal and outputs a power supply control signal accordingly, wherein according to the invalid and valid states of the received power off signal, the output power supply control signal is in a first state and a second state correspondingly. The power supply device receives the power supply control signal and turns on and off the system according to the first and second states of the power supply control signal.
Description
Technical field
The invention relates to a kind of computer installation, and particularly relevant for a kind of computer installation that can carry out switching on and shutting down test and stores test results automatically.
Background technology
For the stability of test computer device, before dispatching from the factory, development and finished product need computer installation is carried out the switching on and shutting down test.Switching on and shutting down test such as server, need repeatedly authentication server start power on and the shut down process of power down, and basic input/output (Basic Input/OutputSystem in the start process, BIOS) startup self-detection (Power-On Self Test, POST), come the power supply sequential of testing server.In this switching on and shutting down test, need carry out switching on and shutting down repeatedly hundreds of times even thousands of times.In order to accomplish repeated switching, general way is to push the start key repeatedly, and in order to save manpower, can replace manually pushing repeatedly the action of start key by the automated mechanical equipment of outside.
And obtaining about test result, known technology utilizes defined special I/O port (the Input/Output port of computer installation mostly, I/O port) check and debug, and the pairing I/O address of this special I/Oport is 80h, is designated hereinafter simply as port 80.In practical application, the most normal application debug of tester card (debug card) captures port 80 pairing codes.In addition, has seven-segment display on the debug card.When computing machine does not have normal boot-strap, the tester can learn which part running goes wrong in the computer installation by staying in the code on the seven-segment display.
In order to capture port 80 pairing codes, the tester can add one section display routine in the program code of BIOS.Yet, carry out when above-mentioned display routine can only be in BIOS starts shooting the POST process.And before the POST, POST finishes to enter after the DOS and the information of power down shutdown process still can't obtain, need the tester in test process, to wait for the process of paying close attention to test on tested computer installation next door all the time, otherwise, can't know the information of makeing mistakes in case in the process beyond the POST, make mistakes.
Yet for the stability of test computer device under various extreme environments, switching on and shutting down tests not only need be carried out under conventional environment, also need carry out under high temperature and low temperature environment, and be not suitable for the tester and wait for for a long time in such environment.
Summary of the invention
The invention provides a kind of computer installation, need not extra testing apparatus, can be to self carrying out the switching on and shutting down test.
The invention provides a kind of computer installation, store the result of each test accordingly; Stagger the time testing out, also can write down the test error message.
The invention provides a kind of computer installation, can Long-distance Control its begin/test of end switch machine.
The present invention proposes a kind of computer installation, comprises baseboard management controller, System on Chip/SoC, control module and power supply unit.Baseboard management controller is exported an off signal, and with first and second schedule time be benchmark, switch off signal respectively to disarmed state and effective status, and when effective status switches to disarmed state, export a pulse signal at off signal.System on Chip/SoC meeting received pulse signal, and produce a starting-up signal according to this.
On the other hand, control module receives starting-up signal and off signal, and export a power control signal according to this, wherein when the off signal that receives when being invalid, the power control signal of its output is first state, when the off signal that receives when being effective, the power control signal of its output is second state.Power supply unit receives power control signal, and when power control signal is first state, carries out system and power on; When power control signal is second state, carry out system's power down.
In one embodiment of this invention, above-mentioned off signal is kept effective status after first schedule time, and baseboard management controller will switch to disarmed state to off signal.In addition, above-mentioned off signal is kept disarmed state after second schedule time, and baseboard management controller will switch to effective status to off signal.
In one embodiment of this invention, above-mentioned computer installation connects a remote computer by network, and the test commencing signal that sends of baseboard management controller receiving remote computing machine, and begins to carry out the switching on and shutting down test according to this.
Based on above-mentioned, the present invention utilizes baseboard management controller and System on Chip/SoC, controls the power control signal that is produced by control module, to cause powering on and power down that power supply unit can replace.Relatively, computer installation will constantly be carried out the switching on and shutting down test, and the result that will test is stored in the baseboard management controller.Thus, even if end of test (EOT) even test crash, the tester also can be from the stored data of the baseboard management controller that is independent of system, the debug action of learning the state of system and then being correlated with.By this, the present invention can promote tester's work efficiency effectively.
For above-mentioned feature and advantage of the present invention can be become apparent, embodiment cited below particularly, and conjunction with figs. is described in detail below.
Description of drawings
Fig. 1 illustrates and is the block schematic diagram according to the computer installation of one embodiment of the invention.
Fig. 2 is the table of comparisons in order to the level of each signal of key diagram 1 embodiment.
Embodiment
Fig. 1 illustrates and is the block schematic diagram according to the computer installation of one embodiment of the invention.Please refer to Fig. 1, computer installation 100 comprises baseboard management controller 110, System on Chip/SoC 120, control module 130 and power supply unit 140.Wherein, System on Chip/SoC 120 is electrically connected to baseboard management controller 110.Control module 130 is electrically connected to baseboard management controller 110 and System on Chip/SoC 120.Power supply unit 140 is electrically connected to control module 130.In addition, in the present embodiment, System on Chip/SoC 120 for example is a South Bridge chip, and control module 130 for example be complex programmable logic device (complex programmable logic device, CPLD).
In integrated operation, baseboard management controller 110 can output off signal S11, and with first and second schedule time be benchmark, cause off signal S11 to switch to disarmed state and effective status respectively.For instance, after off signal S11 kept first schedule time of effective status (for example: 10 milliseconds), baseboard management controller 110 can switch to disarmed state with off signal S11.Relatively, after off signal S11 kept second schedule time of disarmed state (for example: 100 milliseconds), 110 of baseboard management controllers can switch to effective status again with off signal S11.
It should be noted that working as off signal S11 switches to the process of disarmed state from effective status, baseboard management controller 110 can produce pulse signal P11 to System on Chip/SoC 120.By this, System on Chip/SoC 120 is also exported starting-up signal S12 to control module 130 according to this with received pulse signal P11.At this moment, control module 130 will receive starting-up signal S12 and off signal S11 simultaneously, and export a power control signal S13 according to this.Wherein, when the off signal S11 that receives when control module 130 was invalid, the power control signal S13 that is exported was first state.Otherwise when the off signal S11 that receives when control module 130 was effective, the power control signal S13 that is exported was second state.
For instance, if the effective status of off signal S11 is a low level, the disarmed state of off signal S11 is a high level, and the original state of off signal S11 is an effective status, then as shown in Figure 2, at the beginning, because System on Chip/SoC 120 can't be exported starting-up signal S12, therefore, control module 130 all can maintain power control signal S13 second state (high level).Relatively, Ci Shi power supply unit 140 will be in power-down state according to the power control signal S13 that is second state.
On the other hand, when off signal S11 when effective status (low level) switches to disarmed state (high level), the pulse signal P11 that System on Chip/SoC 120 will be produced according to baseboard management controller 110, and export starting-up signal S12 according to this.At this moment, control module 130 will come the state of Switching power control signal S13 according to off signal S11 state.
For instance, as shown in Figure 2, when starting-up signal S12 is output (low level), and off signal S11 is when maintaining disarmed state (high level), and control module 130 will switch to first state (low level) to power control signal S13.At this moment, power supply unit 140 will power on according to the power control signal S13 with first state (low level).
Relatively, when starting-up signal S12 is output (low level), and baseboard management controller 110 is when switching to effective status (low level) with off signal S11, and control module 130 will switch to second state (high level) to power control signal S13.At this moment, power supply unit 140 will carry out power down according to the power control signal S13 with second state (high level).Though present embodiment has been enumerated the enforcement kenel of disarmed state and effective status, but having, this area knows that usually the knowledgeable can change the enforcement kenel of disarmed state and effective status according to design, for example: disarmed state is set at low level, and effective status is set at high level.
It should be noted that therefore after starting-up signal S12 was output, the state of power control signal S13 will produce corresponding change along with the change of off signal S11 because baseboard management controller 110 can constantly switch the state of off signal S11.Relatively, power supply unit 140 also can be according to the change of power control signal S13, and alternately powers on and power down.By this, computer installation 100 will constantly re-execute the start selftest.
What deserves to be mentioned is that the number of times that baseboard management controller 110 switches the state of off signal S11 can be set to a pre-determined number by software program.Moreover computer installation 100 can be connected to a remote computer by network, with the test commencing signal that causes baseboard management controller 110 receiving remote computing machines to be sent, and begins to carry out the switching on and shutting down test according to this.Relatively, the test stop signal that baseboard management controller 110 also can the receiving remote computing machine sends, and shutdown switch machine test according to this.
In addition, baseboard management controller 110 also will be accordingly with the form of daily record, notes down and the stocking system status information, and as the supply voltage of system, whether the CPU/ internal memory has is made mistakes, the temperature of thermal sensor etc.In addition, baseboard management controller 110 is by the standby power voltage supply, so can test out the information that the record of staggering the time is made mistakes at computer installation 100.Thus, even if switching on and shutting down end of test (EOT) even test crash, the tester also can be from the stored data of baseboard management controller 110, the debug action of learning the state of system and then being correlated with.On the other hand, because present embodiment is to reach automatic switching by baseboard management controller 110, so computer installation 100 is in test phase, and the tester also need not constantly open and close system power supply by the activate key of repeated presses system.
In sum, the present invention utilizes baseboard management controller and System on Chip/SoC, controls the power control signal that is produced by control module, to cause powering on and power down that power supply unit can replace.Relatively, computer installation will constantly be carried out the switching on and shutting down test, and the result that will test is stored in the baseboard management controller.By this, the tester need not treat on the tester table next door in 24 hours, the debug action that just can learn the state of system and then be correlated with.
Though the present invention discloses as above with embodiment; right its is not in order to limit the present invention; have in the technical field under any and know the knowledgeable usually; without departing from the spirit and scope of the present invention; when doing a little change and retouching, so protection scope of the present invention is worked as with being as the criterion that claim was defined.
Claims (11)
1. a computer installation is applicable to self carrying out the switching on and shutting down test, it is characterized in that it comprises:
Baseboard management controller is exported an off signal, and with first and second schedule time be benchmark, switch described off signal respectively to disarmed state and effective status, and when effective status switches to disarmed state, export a pulse signal at described off signal;
System on Chip/SoC is electrically connected to described baseboard management controller, receives described pulse signal, produces a starting-up signal according to this;
Control module is electrically connected to described baseboard management controller and described System on Chip/SoC, receives described starting-up signal and described off signal, exports a power control signal according to this; When the described off signal that receives was invalid, exporting described power control signal was first state; When the described off signal that receives was effective, exporting described power control signal was second state; And
Power supply unit is electrically connected to described control module, receives described power control signal, when described power control signal is first state, carries out system and powers on; When described power control signal is second state, carry out system's power down.
2. computer installation according to claim 1 is characterized in that, wherein said off signal is kept effective status after described first schedule time, and described baseboard management controller switches to disarmed state with described off signal; Keep disarmed state after described second schedule time at described off signal, described baseboard management controller switches to effective status with described off signal.
3. computer installation according to claim 2 is characterized in that, the effective status of wherein said off signal is a low level, and the disarmed state of described off signal is a high level.
4. computer installation according to claim 2 is characterized in that, the effective status of wherein said off signal is a high level, and the disarmed state of described off signal is a low level.
5. computer installation according to claim 1 is characterized in that, wherein said System on Chip/SoC is a South Bridge chip.
6. computer installation according to claim 1 is characterized in that, wherein said control module is a complex programmable logic device.
7. computer installation according to claim 1 is characterized in that, wherein said baseboard management controller writes down the result of described computer installation switching on and shutting down test with the form of daily record.
8. computer installation according to claim 7 is characterized in that, wherein said baseboard management controller writes down the information of makeing mistakes by the standby power voltage supply when described computer installation is made mistakes.
9. computer installation according to claim 1, it is characterized in that, wherein said computer installation connects a remote computer by network, and described baseboard management controller receives the test commencing signal that described remote computer sends, and begins to carry out the switching on and shutting down test according to this.
10. computer installation according to claim 1, it is characterized in that, wherein said computer installation connects a remote computer by network, and described baseboard management controller receives the test stop signal that described remote computer sends, shutdown switch machine test according to this.
11. computer installation according to claim 1 is characterized in that, the number of times that wherein said baseboard management controller switches the off signal state is a pre-determined number.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101783696A CN101739319B (en) | 2008-11-27 | 2008-11-27 | Computer device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101783696A CN101739319B (en) | 2008-11-27 | 2008-11-27 | Computer device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101739319A true CN101739319A (en) | 2010-06-16 |
| CN101739319B CN101739319B (en) | 2011-12-07 |
Family
ID=42462835
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101783696A Expired - Fee Related CN101739319B (en) | 2008-11-27 | 2008-11-27 | Computer device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101739319B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102385518A (en) * | 2010-09-03 | 2012-03-21 | 鸿富锦精密工业（深圳）有限公司 | Computer system and application method thereof |
| CN102799504A (en) * | 2011-05-23 | 2012-11-28 | 鸿富锦精密工业（深圳）有限公司 | Power supply testing system and method |
| CN103490757A (en) * | 2013-08-28 | 2014-01-01 | 华为技术有限公司 | Method and device for outputting signals based on I/O interface |
| CN104423520A (en) * | 2013-09-02 | 2015-03-18 | 鸿富锦精密电子(天津)有限公司 | Switching circuit |
| CN105426304A (en) * | 2015-11-02 | 2016-03-23 | 浪潮电子信息产业股份有限公司 | Control method and device of restart test |
| CN106919239A (en) * | 2015-12-26 | 2017-07-04 | 昆达电脑科技(昆山)有限公司 | Restart system and method automatically after heat shutoff |
| CN108255666A (en) * | 2017-12-05 | 2018-07-06 | 山东超越数控电子股份有限公司 | A kind of computing platform low-temperature switch machine method of discrimination |
| CN110825204A (en) * | 2019-11-06 | 2020-02-21 | 深圳宝龙达信创科技股份有限公司 | Mainboard of electronic equipment and power supply information management method |
-
2008
- 2008-11-27 CN CN2008101783696A patent/CN101739319B/en not_active Expired - Fee Related
Cited By (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102385518A (en) * | 2010-09-03 | 2012-03-21 | 鸿富锦精密工业（深圳）有限公司 | Computer system and application method thereof |
| CN102799504A (en) * | 2011-05-23 | 2012-11-28 | 鸿富锦精密工业（深圳）有限公司 | Power supply testing system and method |
| CN103490757A (en) * | 2013-08-28 | 2014-01-01 | 华为技术有限公司 | Method and device for outputting signals based on I/O interface |
| WO2015027706A1 (en) * | 2013-08-28 | 2015-03-05 | 华为技术有限公司 | Signal output method and apparatus based on i/o interface |
| US10558258B2 (en) | 2013-08-28 | 2020-02-11 | Huawei Technologies Co., Ltd. | I/O interface-based signal output method and apparatus |
| CN104423520A (en) * | 2013-09-02 | 2015-03-18 | 鸿富锦精密电子(天津)有限公司 | Switching circuit |
| CN104423520B (en) * | 2013-09-02 | 2017-06-06 | 赛恩倍吉科技顾问（深圳）有限公司 | On-off circuit |
| CN105426304A (en) * | 2015-11-02 | 2016-03-23 | 浪潮电子信息产业股份有限公司 | Control method and device of restart test |
| CN105426304B (en) * | 2015-11-02 | 2018-05-18 | 浪潮电子信息产业股份有限公司 | A kind of control method and device for restarting test |
| CN106919239A (en) * | 2015-12-26 | 2017-07-04 | 昆达电脑科技(昆山)有限公司 | Restart system and method automatically after heat shutoff |
| CN108255666A (en) * | 2017-12-05 | 2018-07-06 | 山东超越数控电子股份有限公司 | A kind of computing platform low-temperature switch machine method of discrimination |
| CN110825204A (en) * | 2019-11-06 | 2020-02-21 | 深圳宝龙达信创科技股份有限公司 | Mainboard of electronic equipment and power supply information management method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101739319B (en) | 2011-12-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101739319B (en) | Computer device | |
| CN107193713B (en) | FPGA and method for realizing mainboard management control | |
| CN100458692C (en) | System and method for correcting fault of turn-on self-test | |
| US7050859B1 (en) | Systems and methods to port controller state and context in an open operating system | |
| CN103106128A (en) | Cold startup switch machine test method and cold starting switch machine test system | |
| CN106873990A (en) | Multi partition bootstrap technique under embedded system RAM defective patterns | |
| CN110931076B (en) | Solid state disk abnormal power-on and power-off testing device and method | |
| CN111352779A (en) | On-off test method of AC power supply of MOC card and related assembly | |
| EP1095333B1 (en) | Fault detection in digital system | |
| CN1848089A (en) | Method and system for providing an auxiliary bios code in an auxiliary bios memory utilizing time expiry control | |
| CN1391164A (en) | On-off test method for motherboard of computer | |
| CN1220942C (en) | Test card for computer | |
| CN103823725A (en) | Debugging device and debugging method | |
| CN101923503B (en) | Method for regulating internal parameters of internal storage and computer system using same | |
| CN100470493C (en) | Automatic reset system and method | |
| CN109117299A (en) | The error detecting device and its debugging method of server | |
| CN1329795C (en) | Power supply status automatic test method for computer apparatus | |
| CN101369243B (en) | Power consumption state test method | |
| CN108804269A (en) | A kind of system and method controlling test RAID board stability based on domain | |
| CN101872233B (en) | Automatic on-off schedule control method and system thereof | |
| CN100369009C (en) | Monitor system and method capable of using interrupt signal of system management | |
| CN100418059C (en) | Detection method of switching failure | |
| CN115204081A (en) | Chip simulation method, chip simulation platform, chip simulation system, and computer-readable storage medium | |
| CN100369003C (en) | Method for carrying out distribution function of multiple objects | |
| CN103185847A (en) | Auxiliary test device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170628 Address after: No. 2401, No. 371-1, China Education building, five mountain road, Guangzhou, Guangdong, Tianhe District Patentee after: Guangdong Gaohang Intellectual Property Operation Co., Ltd. Address before: Taipei City, Taiwan Chinese Shilin District Hougang Street No. 66 Patentee before: Inventec Corporation |
|
| TR01 | Transfer of patent right | ||
| CB03 | Change of inventor or designer information |
Inventor after: Ling Yang Inventor after: Xu Jing Inventor after: Dai Xiangping Inventor after: Liu Fengtao Inventor after: Hou Haixia Inventor after: Guo Gangfeng Inventor before: Huang Lihong Inventor before: Wang Yanmin Inventor before: Liu Shihao |
|
| CB03 | Change of inventor or designer information | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170811 Address after: 300191 Nankai District, south red flag Road, Xinhua Building, building, floor, 7, Tianjin Co-patentee after: Xu Jing Patentee after: Ling Yang Co-patentee after: Dai Xiangping Co-patentee after: Liu Fengtao Co-patentee after: Hou Haixia Co-patentee after: Guo Gangfeng Address before: 510640 Guangdong City, Tianhe District Province, No. five, road, public education building, unit 371-1, unit 2401 Patentee before: Guangdong Gaohang Intellectual Property Operation Co., Ltd. |
|
| CP02 | Change in the address of a patent holder |
Address after: 300191 Tianjin city Nankai District Lin Yuan Xi Li 19-1-401 Co-patentee after: Xu Jing Patentee after: Ling Yang Co-patentee after: Dai Xiangping Co-patentee after: Liu Fengtao Co-patentee after: Hou Haixia Co-patentee after: Guo Gangfeng Address before: 300191 Nankai District, south red flag Road, Xinhua Building, building, floor, 7, Tianjin Co-patentee before: Xu Jing Patentee before: Ling Yang Co-patentee before: Dai Xiangping Co-patentee before: Liu Fengtao Co-patentee before: Hou Haixia Co-patentee before: Guo Gangfeng |
|
| CP02 | Change in the address of a patent holder | ||
| CB03 | Change of inventor or designer information |
Inventor after: Zhang Guiyong Inventor after: Guo Chen Inventor after: Hao Liyong Inventor after: Ren Yanbo Inventor after: Hou Haixia Inventor before: Ling Yang Inventor before: Xu Jing Inventor before: Dai Xiangping Inventor before: Liu Fengtao Inventor before: Hou Haixia Inventor before: Guo Gangfeng |
|
| CB03 | Change of inventor or designer information | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180103 Address after: 300191 Tianjin city Nankai District Lin Yuan Xi Li 19-1-401 Co-patentee after: Guo Chen Patentee after: Zhang Guiyong Co-patentee after: Hao Liyong Co-patentee after: Ren Yanbo Co-patentee after: Hou Haixia Address before: 300191 Tianjin city Nankai District Lin Yuan Xi Li 19-1-401 Co-patentee before: Xu Jing Patentee before: Ling Yang Co-patentee before: Dai Xiangping Co-patentee before: Liu Fengtao Co-patentee before: Hou Haixia Co-patentee before: Guo Gangfeng |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111207 Termination date: 20171127 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |