CN101705872A - FPGA-based distributed aeroengine electronic controller in chip and control method - Google Patents
FPGA-based distributed aeroengine electronic controller in chip and control method Download PDFInfo
- Publication number
- CN101705872A CN101705872A CN200910213071A CN200910213071A CN101705872A CN 101705872 A CN101705872 A CN 101705872A CN 200910213071 A CN200910213071 A CN 200910213071A CN 200910213071 A CN200910213071 A CN 200910213071A CN 101705872 A CN101705872 A CN 101705872A
- Authority
- CN
- China
- Prior art keywords
- fpga
- control
- processor
- aeroengine
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 16
- 230000001360 synchronised effect Effects 0.000 claims abstract description 61
- 238000006243 chemical reaction Methods 0.000 claims abstract description 41
- 239000000446 fuel Substances 0.000 claims description 32
- 238000012545 processing Methods 0.000 claims description 16
- 238000003745 diagnosis Methods 0.000 claims description 14
- 238000002955 isolation Methods 0.000 claims description 13
- RZVHIXYEVGDQDX-UHFFFAOYSA-N 9,10-anthraquinone Chemical compound C1=CC=C2C(=O)C3=CC=CC=C3C(=O)C2=C1 RZVHIXYEVGDQDX-UHFFFAOYSA-N 0.000 claims description 6
- 230000008859 change Effects 0.000 claims description 3
- 238000011161 development Methods 0.000 abstract description 13
- 238000012544 monitoring process Methods 0.000 abstract 1
- 238000013461 design Methods 0.000 description 12
- 230000018109 developmental process Effects 0.000 description 12
- 238000005516 engineering process Methods 0.000 description 11
- 230000006870 function Effects 0.000 description 8
- 238000013481 data capture Methods 0.000 description 6
- 238000012938 design process Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 238000006073 displacement reaction Methods 0.000 description 4
- 230000005540 biological transmission Effects 0.000 description 3
- 238000012423 maintenance Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000003044 adaptive effect Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000011960 computer-aided design Methods 0.000 description 1
- 238000003708 edge detection Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000012916 structural analysis Methods 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
Images
Landscapes
- Combined Controls Of Internal Combustion Engines (AREA)
- Electrical Control Of Air Or Fuel Supplied To Internal-Combustion Engine (AREA)
Abstract
The invention provides an FPGA-based distributed aeroengine electronic controller in a chip and a control method, belonging to the technical field of engine control. The electronic controller comprises an input signal interface circuit (2), a FPGA chip (1) and an output signal interface circuit (3). The FPGA chip internally comprises a synchronous serial bus DB, a synchronous clock line CLK, a synchronous control line SC, n processor modules which are mutually connected by the serial bus, the clock line and the control line and have independent data space RAM and program space ROM, a synchronous control logic module used for controlling the modules in the FPGA to work synchronously, an overrun protection logic module used for monitoring the engine speed and a bus protocol conversion logic module used for converting the synchronous serial bus in the FPGA and the external bus protocol. The invention adopts n processors and multiple logic modules in the FPGA to jointly complete control of the aeroengine, thus solving the problems of highly customizable software, poor reusability and difficult parallel real-time task development of the traditional processor based electronic controllers.
Description
Technical field
The present invention relates to a kind of embedded electronic controller, a kind of specifically distributed aeroengine electronic controller in chip and controlling method based on FPGA.
Background technique
Along with progress of science and technology, especially developing rapidly of electronic technology and being gradually improved of modern control theory, the control system of aeroengine has also produced basic change, develops into the portions of electronics control system up to present full powers limit digital and electronic formula controls (FADEC) from traditional machinery hydraulic pressure control system.The benefit that adopts FADEC to bring is significantly, and for example: control range becomes big, control accuracy improves, can realize complicated control law, improved the reliability of system, simultaneously the volume of control system reduce, weight saving.What the FADEC system of current aeroengine generally used is centralized Twin channel redundancy structure, be characterized in: system is soft, the customization of hardware height, tasks such as collecting sensor signal, processing, Redundancy Management, control algorithm, control signal output, fault diagnosis, isolation are all finished by single CPU, and the shortcoming of this Centralized Control System is as follows:
(1), all tasks such as data capture, processing, control algorithm all have single CPU to finish, the calculation task of this CPU is quite heavy, software complexity sharply increases, the reliability demonstration of the software systems very difficulty that becomes.
Be highly related between the software programs such as the data capture that (2), in single CPU, moves, processing, Redundancy Management, control algorithm, fault diagnosis, behind the design typification, local arbitrarily software modification all may cause the checking again of systems soft ware greatly, and this makes the upgrading in system's later stage, maintenance cost sharply increase.
(3), all software programs all are that reusability is poor at the customization of specific motor, when the new engine control system of design, all program modules must write again, verify that this has reduced development efficiency, have increased development cost.
At present aeroengine control just develops towards directions such as multivariable, self adaption, intellectuality, synthesization, distributed, high reliability.In order to reduce development cost, to improve development efficiency, require soft, hardware to have the modularization and the reusability of height, distributed control system proposes in order to satisfy this demand just, and for example: people such as Bhal Tulpule are at the 43rd AIAA/ASME/SAE/ASEE Joint Propulsion Conference﹠amp; The paper " aeroengine distributed control system structural analysis " of people such as paper on the Exhibit " Vision for Next Generation Modular Adaptive Generic Integrated Controls (MAGIC) For Military/Commercial Turbine Engines " and gold spring on " aviation power journal " the 18th the 5th phase of volume all provided the implementation of aeroengine distributed control system.With respect to Centralized Control System, soft, the hardware of distributed control system has the modularization and the reusability of height, and this will improve development efficiency greatly, reduces exploitation, maintenance cost.But the boat motor distributed control system that Bhal Tulpule and gold spring provide is limited to the development level of key technologies such as high-temperature electronic components and parts, highly reliable bus, does not also possess the condition of enforcement at present.
Programmable system on chip SOPC (System On Programmable Chip) based on on-site programmable gate array FPGA (Field Programmable Gate Array), having represented the designing technique of the developing direction .SOPC of contemporary embedded system based on the monolithic system of large-scale F PGA in other words conj.or perhaps is the modern computer aided design techniques, the target of the product .SOPC technology of EDA technology and the development of large-scale integrated circuit (LSI) technology height is exactly the electronics of attempting big and complete as far as possible, comprise embedded processor system, interface system, hardware co-processor or accelerator system, dsp system, digital communications, memory circuit and ordinary numbers system etc., in single FPGA, realize, make designed circuitry in scale, reliability, volume, power consumption, function, performance index, the listing cycle, development cost, many-sided optimization that realizes such as product maintenance and HardwareUpgring thereof. therefore, provide a kind of efficient for the design of aeroengine electronic controller based on the SOPC technology of FPGA, high performance solution.
Summary of the invention
Goal of the invention:
Problems such as the software height customization when the objective of the invention is to solve centralized aeroengine electronic controller design, complexity is big, reusability is poor, parallel real-time task exploitation difficulty, development efficiency are low provide a kind of distributed aeroengine electronic controller in chip and controlling method based on FPGA.
Technological scheme:
The present invention is for achieving the above object by the following technical solutions:
Distributed aeroengine electronic controller in chip based on FPGA of the present invention; by input signal interface circuits; fpga chip; interface circuit of output signal connects to form successively; described fpga chip inside comprises synchronous serial bus DB; synchronised clock line CLK; train line SC reaches by n interconnected processor module of these three lines; be used for measuring in real time the excess revolutions protection logic module of aeroengine rotating speed; be used to control the synchronization control logic module of inner each module synchronous working of FPGA; be used to change the bus protocol conversion logic of inner synchronous serial bus of FPGA and external bus protocol; wherein n represents the quantity of engine sensor and actuator; n is a natural number, 3＜n＜20.
Distributed aeroengine electronic controller in chip based on FPGA of the present invention, inner n the processor that embeds of FPGA is independent operating, each processor all has independent program space ROM and data space RAM.This n processor independently carried out tasks such as throttle lever instruction acquisition and processing, temperature signal collection and processing, pressure signal collection and processing, core control algorithm, the little closed loop control of main fuel amount, the little closed loop control of afterburning amount of fuel, the little closed loop control of jet pipe area respectively.
Distributed aeroengine electronic controller in chip based on FPGA of the present invention; described excess revolutions protection logic module is used for measuring in real time the aeroengine rotating speed; when rotating speed surpasses security limitations, control engine speed away from secure border according to the predetermined safe pattern.
Distributed aeroengine electronic controller in chip based on FPGA of the present invention; the synchronization control logic module of described fpga chip inside is a highi degree of accuracy customization device that can dispose; n processor module, excess revolutions by train line SC control fpga chip inside protect logic module, bus protocol conversion logic according to preset time interval T 1, i.e. the synchronous operation of major loop control step-length.
Distributed aeroengine electronic controller in chip based on FPGA of the present invention, the bus protocol conversion logic of described fpga chip inside is used for the protocol conversion between inner synchronous serial bus of fpga chip and the external bus, and external bus is used for communicating with motor redundant manipulator passage, flight control system.
Distributed aeroengine electronic controller in chip based on FPGA of the present invention, be used for the little closed loop control of main fuel amount, the little closed loop control of afterburning amount of fuel, the little closed loop control task handling of jet pipe area device inside in the described n processor and also comprise a highi degree of accuracy customization device, its fixed time interval T2 is 1/4 of synchronization control logic module fixed time interval T1.
In addition; the present invention also provides a kind of controlling method of the distributed aeroengine electronic controller in chip based on FPGA; when synchronous control signal SC is effective; n processor module of described FPGA inside, excess revolutions protection logic module, synchronization control logic module and bus protocol conversion logic are finished control task to aeroengine according to following step, may further comprise the steps:
A) the synchronization control logic repeats to produce efficient synchronization control signal SC according to default time lag T1;
B) detect efficient synchronization control signal SC after, each processor is finished the collection and the processing of throttle lever signal respectively;
C) detect efficient synchronization control signal SC after, each processor is finished the tasks such as collection, linearization, dimension conversion, fault diagnosis and isolation of temperature, pressure signal respectively;
D) detect efficient synchronization control signal SC after, excess revolutions protection logic module is measured the present engine rotating speed;
E) detect efficient synchronization control signal SC after, the bus protocol conversion logic obtains atmosphere data information from flight control system;
F) the above-mentioned throttle lever that collects, pressure, temperature, rotating speed, atmosphere data information send to the core processing of being responsible for the core control algorithm by synchronous serial bus DB successively.
G) core processor is according to rotating speed, temperature, pressure, atmosphere data information and the throttle lever reference instruction of present engine, assess the output controlled quentity controlled variables such as main fuel amount, afterburning amount of fuel and jet nozzle area of calculating motor according to the expectant control pattern, and these output controlled quentity controlled variables are sent on the synchronous serial bus DB;
H) each processor that is used for little closed loop control receives the controlled quentity controlled variable of core processor output by synchronous serial bus DB, finishes little closed loop control task to main fuel flow, afterburning fuel flow, jet pipe area respectively according to the expectant control pattern.
Beneficial effect:
(1), complex tasks such as the data capture of in centralized controller, finishing, control algorithm, little closed loop control by single processor, finish jointly by a plurality of processors after adopting the present invention, this will reduce control software complexity, simplified the exploitation of parallel real-time software task, and make software verification become relatively easy.
(2), the present invention decomposes according to functions such as data capture, control algorithm, little closed loop controls system controlling software, finish by separate processor respectively, and these several parts are relatively independent software modules, the exploitation of these software modules can be carried out simultaneously by a plurality of software developers, has improved development efficiency.
(3), the present invention decomposes according to functions such as data capture, control algorithm, little closed loop controls system controlling software, carry out by separate processor respectively, modification to any one software module does not influence other software modules, and this will reduce software maintenance, upgrade cost in the using process.
(4), software modules such as data capture of the present invention, little closed loop control move on separate processor, and and the motor coherence little.When the new engine control system of design, these original designs, can reuse through software modules of checking, improved new system development efficiency, reduced development cost.
Description of drawings
Accompanying drawing 1 is based on the distributed aeroengine electronic controller in chip structural representation of FPGA.
Accompanying drawing 2 is based on twin shaft turbojet engine numerical control system schematic diagram of the present invention.
Accompanying drawing 3 is synchronous serial bus terminal structure block diagrams.
Accompanying drawing 4 is data frame structure figure of synchronous serial bus.
Accompanying drawing 5 is bus protocol conversion logic structured flowcharts.
Accompanying drawing 6 is based on the control flow chart of the distributed aeroengine electronic controller in chip of FPGA.
Embodiment
Below in conjunction with accompanying drawing technological scheme of the present invention is elaborated:
Structured flowchart of the present invention shown in the contrast accompanying drawing 1, comprise input interface circuit 2, a slice FPGA1 and output interface circuit 3, wherein the design method of input signal interface circuits 2 and output interface circuit 3 is technical fields that the control system technician knows, present embodiment only provides the design process of distributed processing structure of FPGA inside and the controlling method of this controller, provides performing step of the present invention below.
A kind of distributed aeroengine electronic controller in chip based on FPGA, it is finished is may further comprise the steps:
(1), at the inner processor that embeds n independent operating of a slice FPGA, and distinguish custom program storage space ROM and program running space RAM for each processor in that FPGA is inner, each processor all has the interface with synchronous serial bus DB, synchronised clock CLK, can add peripheral hardwares such as PWM output, timer, general purpose I/O according to demand for processor.
(2), in processor 1, adopt the C language to realize the functions such as signals collecting, linearization, dimension conversion, fault diagnosis and isolation of engine intake temperature; In processor 2, adopt the C language to realize the functions such as collection, linearization, dimension conversion, fault diagnosis and isolation of low-pressure turbine outlet temperature signal; In processor 3, adopt the C language to realize the functions such as collection, linearization, dimension conversion, fault diagnosis and isolation of high-pressure turbine outlet pressure signal; In processor 4, adopt the C Programming with Pascal Language throttle lever reference signal to be converted to the reference state of motor; In processor 5, adopt the C language to realize the simple switching value input of core control algorithm and some, output function; In processor 6, adopt the C language to realize the little closed loop control of main fuel amount; In processor 7, adopt the C language to realize the little closed loop control of afterburning amount of fuel; In processor 8, adopt the C language to realize the little closed loop control of jet pipe area; An all built-in fixed time interval is the highi degree of accuracy customization device of T2 (the control step-length of little closed loop) in the above-mentioned processor 6,7,8.Dissimilar motors and control mode have nothing in common with each other to the requirement of sensor, actuator, need the number of the processor core of customization also just to have nothing in common with each other, and need to determine according to actual conditions.
(3), synchronous serial bus is made up of bidirectional data line DB and synchronised clock line CLK, wherein the CLK signal is produced by the bus protocol conversion logic, the cycle is that T3 can be disposed by the user.The DB default conditions were high level " 1 " when bus was idle, at first the DB line is drawn before any module transmission data to be low level " 0 ", and duration T 4 (T4＞=10*T3) as bus request signal, inform that simultaneously other module bus will transmit data.Synchronous serial bus can only be accepted the data sending request of a module at any time, and other module that does not send data can receive the data on the bus, and the order of each module transmission data need preestablish on the bus.
(4), adopt Hardware Description Language VHDL/Verilog, in the inner excess revolutions protection logic that realizes of FPGA.This logic is monitored the high-pressure compressor rotating speed of motor in real time, and when rotating speed surpassed security limitations, this logic module was controlled motor away from the safe speed of rotation border according to default safety protection pattern.
(5), adopt Hardware Description Language VHDL/Verilog; in the inner synchronization control logic that realizes of FPGA; this logic is a highi degree of accuracy customization device that can dispose; by n processor, the excess revolutions protection logic of synchronous control signal line SC control FPGA inside, the bus protocol conversion logic is according to preset time interval T 1 (major loop control step-length) synchronous operation.
(6), adopt Hardware Description Language VHDL/Verilog at FPGA, the inner bus protocol conversion logic of realizing, this logic mainly realizes the serial synchronous bus DB of FPGA inside and the protocol conversion of external bus, and external bus is communicated by letter with motor Redundant Control passage, flight control system.
(7), in FPGA inside that n processor module of above-mentioned customization, synchronization control logic module, excess revolutions protection logic module and bus protocol conversion logic is interconnected by synchronous serial bus DB and synchronised clock CLK, and be the unique bus address of each module assignment.
Embodiment one:
Present embodiment is an example with certain type turbojet engine numerical control system, accompanying drawing 2 is a system block diagram, comprises sensor, the distributed aeroengine electronic controller in chip based on FPGA, actuator, oil supplying device, oil pump and as the double-compound turbo jet of controlled device.The input parameter of this motor numerical control system comprises: compressor inlet temperature T 2, pressure P 2, low pressure compressor rotational speed N 1, low pressure compressor outlet pressure P2.5, high-pressure compressor rotational speed N h, high-pressure compressor outlet pressure P3, low-pressure turbine outlet temperature T5, pressure P 5, jet pipe hydraulic actuator displacement Lp1, the position signal Lp2 of reflection main fuel flow reflects the position signal Lp3 of afterburning fuel flow, the input of throttle lever position.Output parameter comprises: main fuel amount control signal qmf, afterburning amount of fuel control signal qm, faf, jet nozzle area control signal A8.
In the accompanying drawing 2 based on the detailed structure of the distributed aeroengine electronic controller in chip of FPGA as shown in Figure 1, comprise that input signal interface circuits 2, a slice are based on the FPGA of SRAM framework and supporting peripheral circuit, input signal interface circuits 3.The design method of input signal interface circuits 2, interface circuit of output signal 3 wherein, and the control mode of motor, software programming etc. all are the technical fields that the control system technician knows, and present embodiment only provides the design process of distributed processing structure of FPGA inside and the controlling method of this controller.
A kind of distributed aeroengine electronic controller in chip based on FPGA, its enforcement is may further comprise the steps:
(1), at n processor of the inner embedding of FPGA.
The FPGA that present embodiment is selected for use is the EP2C35F672C6 based on the Cyclone II series of SRAM framework of altera corp.Based on develop software Quartus II and the SOPC development platform SOPCBulider of the FPGA of the said firm, the control system demand according to the double-compound turbo jet of present embodiment has embedded 11 NIOS II processors in EP2C35F672C6.NIOS II is a kind of embedded soft-core processor, is divided into quick type, Economy and standard type.Type is pursued the highest performance fast, and economical have minimum resource occupation, and standard type has been done a balance between performance and resource occupation.Present embodiment selects for use 1 rakish NIOS II as core processor operation core control algorithm, and the NIOS II of 3 standard types is used for little closed loop control, and 7 Eco-power NIOS II are used for throttle lever, pressure, selection of temperature signal and processing.The function of these processors is respectively:
Economical processor 1: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of compressor inlet temperature T 2, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Economical processor 2: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of compressor intake pressure P2, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Economical processor 3: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of low pressure compressor outlet pressure P2.5, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Economical processor 4: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of high-pressure compressor outlet pressure P3, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Economical processor 5: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of low-pressure turbine outlet temperature T5, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Economical processor 6: this processor is carried out tasks such as the signals collecting, linearization, fault diagnosis, isolation, dimension conversion of low-pressure turbine outlet pressure P5, and the valid data that collect is sent to the core processor 8. of operation core control algorithm by synchronous serial bus DB
Economical processor 7: this processor is carried out tasks such as throttle lever signals collecting and conversion, and the valid data that collect is sent to the core processor 8 of operation core control algorithm by synchronous serial bus DB.
Core processor 8: core processor 8 is rakish NIOS II processors; this processor receives engine temperature, pressure, tach signal (being measured by the protection of the excess revolutions in the accompanying drawing 1 logic) and throttle lever instruction by synchronous serial bus DB, calculates output main fuel amount q according to expectant control pattern (pid control algorithm, control step-length are 20ms)
M, f, afterburning amount of fuel q
M, faf, the jet nozzle area A
8, and these data are sent on the synchronous serial bus DB.
Standard type processor 9: this processor receives the main fuel flow instruction q that is sent by core processor 8 on synchronous serial bus DB
M, fAs the reference input, and the displacement Lp2 of collection sign main fuel pump flow forms local closed loop control (pid control algorithm, the control step-length is 5ms), the raising stability of a system and dynamic quality.
Standard type processor 10: this processor receives the afterburning fuel flow instruction q that is sent by core processor 8 on synchronous serial bus DB
M, fafAs the reference input, and the displacement Lp3 of the afterburning fuel pump flow of collection sign forms local closed loop control (pid control algorithm, the control step-length is 5ms), the raising stability of a system and dynamic quality.
Standard type processor 11: this processor receives the jet nozzle area control command A that is sent by core processor 8 on synchronous serial bus DB
8As with reference to input, and adopt the displacement amount Lp1 that characterizes the jet nozzle area and form local closed loop control (pid control algorithm, control step-length is 5ms), the raising stability of a system and dynamic quality.
(2), customization synchronous serial bus interface
Synchronous serial bus interface block diagram as shown in Figure 3 comprises the bus termination controller, receives FIFO, sends FIFO, and the width of two FIFO is 16, and the degree of depth is 8.Shown in the frame format accompanying drawing 4 of transmission data, data check adopts simple sum check.The bus termination controller reads when sending data and sends the FIFO data in buffer, and carry out parallel/serial conversion, clock edges detects, at the trailing edge of clock signal clk data are sent on the bus DB.The bus termination controller detects the edge of clock signal clk when receiving data, and the data on the rising edge readout data bus DB of CLK, carries out putting into reception buffer memory FIFO after the serial/parallel conversion.This module adopts hardware description language Verilog design, and design process is the technical field that the embedded system technology personnel know, and is not described in detail here.
(3), customization excess revolutions protection logic
Excess revolutions protection logic is used to monitor low pressure rotor, high pressure rotor rotational speed N l and the Nh of motor; its principle is that the rotational speed pulse signal that adopts system high-frequency clock (50Mhz) that speed probe is sent carries out the edge detection; and measure two same edge edges between the time lag, and then obtain engine speed.When this module finds that high pressure rotor rotational speed N h surpasses default security limitations, control motor away from the rotating speed secure border according to the predetermined safe pattern.This module adopts hardware description language Verilog design, and design process is the technical field that the embedded system technology personnel know, and is not described in detail here.
(4), customization synchronization control logic
The synchronization control logic is a high-resolution timer that can pass through synchronous serial bus (DB) configuration, and this logic is carried out frequency division to system clock (50Mhz), the control step-length 20ms of controlled system.Send synchronous working that a synchronization pulse control each module by synchronous control signal line SC to 11 processor modules, excess revolutions protection logic module, bus protocol conversion logic every 20ms synchronization control logic.This module adopts hardware description language Verilog design, and design process is the technical field that the embedded system technology personnel know, and is not described in detail here.
(5), customization bus conversion logic
The structured flowchart of bus protocol conversion logic as shown in Figure 5, this module realizes the protocol conversion of inner serial synchronous bus to external bus UART. this module adopts hardware description language Verilog design, design process is the technical field that the embedded system technology personnel know, and is not described in detail here.
(6), system interconnection in the sheet
At last, 11 processor modules, excess revolutions protection logic module, synchronization control logic module, the bus protocol conversion logic of above-mentioned customization is interconnected by synchronous serial bus DB and synchronised clock CLK, and be the unique bus address of each module assignment; determine that each module sends the order of data on bus, be: processor 1,2 successively; 3; 4,5,6; 7; excess revolutions protection logic sends rotary speed information, and the bus protocol conversion logic sends atmosphere data information, and processor 8 sends controlled quentity controlled variable.
A kind of controlling method of the distributed aeroengine electronic controller in chip based on FPGA, contrast accompanying drawing 6, its enforcement is may further comprise the steps:
(1) the synchronization control logic repeats to produce efficient synchronization control signal SC according to default time lag 20ms;
(2) detect efficient synchronization control signal SC after, economical processor 7 is finished the collection and the Processing tasks of throttle lever signal;
(3) detect efficient synchronization control signal SC after, economical processor 1,2,3,4,5,6 is finished the tasks such as collection, linearization, dimension conversion, fault diagnosis and isolation of each section temperature of motor, pressure signal respectively;
(4) detect efficient synchronization control signal SC after, excess revolutions protection logic module is measured the present engine rotating speed;
(5) detect efficient synchronization control signal SC after, the bus protocol conversion logic obtains the atmosphere data letter from flight control system;
(6) the above-mentioned throttle lever that collects, pressure, temperature, rotating speed, atmosphere data information send to the core type processor 8 of being responsible for the core control algorithm according to default order by synchronous serial bus DB.
(7) core type processor 8 is according to rotating speed, temperature, pressure, atmosphere data information and the throttle lever reference instruction of present engine, assess the output controlled quentity controlled variables such as main fuel amount, afterburning amount of fuel and jet nozzle area of calculating motor according to the expectant control pattern, and these output controlled quentity controlled variables are sent on the synchronous serial bus DB;
(8) the standard type processor 9,10,11 that is used for little closed loop control receives the controlled quentity controlled variable of core processor 8 outputs by synchronous serial bus DB, finishes little closed loop control task to main fuel flow, afterburning fuel flow, jet pipe area respectively according to the expectant control pattern.
Above-mentioned 1,2,3,4,5,6,7,8 is control step of a complete control step-length, and when synchronous control signal SC was effective, controller was all finished control task according to 1,2,3,4,5,6,7,8 steps of describing.
Claims (7)
1. distributed aeroengine electronic controller in chip based on FPGA, by input signal interface circuits (2), fpga chip (1), interface circuit of output signal (3) connects to form successively, it is characterized in that: described fpga chip inside comprises synchronous serial bus (DB), synchronised clock line (CLK), train line (SC) reaches by n interconnected processor module of these three lines, be used for measuring in real time the excess revolutions protection logic module of aeroengine rotating speed, be used to control the synchronization control logic module of inner each module synchronous working of FPGA, be used to change the bus protocol conversion logic of inner synchronous serial bus of FPGA and external bus protocol; Wherein, n is a natural number, 3＜n＜20.
2. the distributed aeroengine electronic controller in chip based on FPGA according to claim 1 is characterized in that: inner n the processor that embeds of FPGA is independent operating, and each processor all has independent program space ROM and data space RAM; Described n processor independently carried out tasks such as throttle lever instruction acquisition and processing, temperature signal collection and processing, pressure signal collection and processing, core control algorithm, the little closed loop control of main fuel amount, the little closed loop control of afterburning amount of fuel, the little closed loop control of jet pipe area respectively.
3. the distributed aeroengine electronic controller in chip based on FPGA according to claim 1; it is characterized in that: described excess revolutions protection logic module is used for measuring in real time the aeroengine rotating speed; when rotating speed surpasses security limitations, control engine speed away from secure border according to the predetermined safe pattern.
4. the distributed aeroengine electronic controller in chip based on FPGA according to claim 1; it is characterized in that: the synchronization control logic module of described fpga chip inside is a highi degree of accuracy customization device that can dispose; n processor module, excess revolutions by train line (SC) control fpga chip inside protect logic module, bus protocol conversion logic according to preset time interval T 1, i.e. the synchronous operation of major loop control step-length.
5. the distributed aeroengine electronic controller in chip based on FPGA according to claim 1, it is characterized in that: the bus protocol conversion logic of described fpga chip inside is used for the protocol conversion between inner synchronous serial bus of fpga chip and the external bus, and external bus is used for communicating with motor redundant manipulator passage, flight control system.
6. the distributed aeroengine electronic controller in chip based on FPGA according to claim 2, it is characterized in that: be used for the little closed loop control of main fuel amount, the little closed loop control of afterburning amount of fuel, the little closed loop control task handling of jet pipe area device inside in the described n processor and also comprise a highi degree of accuracy customization device, its fixed time interval T2 is 1/4 of synchronization control logic module fixed time interval T1.
7. controlling method based on the described distributed aeroengine electronic controller in chip based on FPGA of the arbitrary claim of claim 1 to 6; it is characterized in that: when synchronous control signal SC was effective, n processor module of described FPGA inside, excess revolutions protection logic module, synchronization control logic module and bus protocol conversion logic were finished control task to aeroengine according to following step:
A) the synchronization control logic repeats to produce efficient synchronization control signal SC according to default time lag T1;
B) detect efficient synchronization control signal SC after, each processor is finished the collection and the processing of throttle lever signal respectively;
C) detect efficient synchronization control signal SC after, each processor is finished the tasks such as collection, linearization, dimension conversion, fault diagnosis and isolation of temperature, pressure signal respectively;
D) detect efficient synchronization control signal SC after, excess revolutions protection logic module is measured the present engine rotating speed;
E) detect efficient synchronization control signal SC after, the bus protocol conversion logic obtains atmosphere data information from flight control system;
F) the above-mentioned throttle lever signal that collects, pressure signal, temperature signal, engine speed, atmosphere data information send to the processor of being responsible for the core control algorithm by synchronous serial bus DB successively;
G) core processor is according to rotating speed, temperature, pressure, atmosphere data information and the throttle lever reference instruction of present engine, assess the output controlled quentity controlled variables such as main fuel amount, afterburning amount of fuel and jet nozzle area of calculating motor according to the expectant control pattern, and these output controlled quentity controlled variables are sent on the synchronous serial bus DB;
H) each processor that is used for little closed loop control receives the controlled quentity controlled variable of core processor output by synchronous serial bus DB, finishes little closed loop control task to main fuel flow, afterburning fuel flow, jet pipe area respectively according to the expectant control pattern.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102130719A CN101705872B (en) | 2009-11-10 | 2009-11-10 | FPGA-based distributed aeroengine electronic controller in chip and control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2009102130719A CN101705872B (en) | 2009-11-10 | 2009-11-10 | FPGA-based distributed aeroengine electronic controller in chip and control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101705872A true CN101705872A (en) | 2010-05-12 |
| CN101705872B CN101705872B (en) | 2011-11-30 |
Family
ID=42376122
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2009102130719A Expired - Fee Related CN101705872B (en) | 2009-11-10 | 2009-11-10 | FPGA-based distributed aeroengine electronic controller in chip and control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101705872B (en) |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103075255A (en) * | 2013-01-10 | 2013-05-01 | 哈尔滨东安发动机（集团）有限公司 | Start control system for aircraft engine |
| CN103850802A (en) * | 2012-12-04 | 2014-06-11 | 中航商用航空发动机有限责任公司 | TTP/C (time-triggered protocol communication) bus-based electronic controller and FADEC (full authority digital engine control) system |
| CN103869791A (en) * | 2014-03-27 | 2014-06-18 | 西安航天动力试验技术研究所 | Engine test collecting-distributing type control system and method |
| CN104219183A (en) * | 2013-06-05 | 2014-12-17 | 中国石油天然气集团公司 | Downhole modem based on Nios soft core and method |
| CN104749967A (en) * | 2015-04-08 | 2015-07-01 | 南京航空航天大学 | Quick prototype architecture of aero-engine control unit |
| CN105298665A (en) * | 2015-10-22 | 2016-02-03 | 天津大学 | Redundant type electronic control unit for aviation piston-type engine |
| CN105988385A (en) * | 2015-02-12 | 2016-10-05 | 中航商用航空发动机有限责任公司 | Engine electronic controller |
| CN106444425A (en) * | 2016-10-24 | 2017-02-22 | 南京航空航天大学 | Design method of DCS controlled TTP/C bus controller catering to aeroengine |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10248430B2 (en) | 2016-12-16 | 2019-04-02 | Hamilton Sundstrand Corporation | Runtime reconfigurable dissimilar processing platform |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN201526375U (en) * | 2009-11-10 | 2010-07-14 | 南京航空航天大学 | On-chip distributed aircraft engine electronic controller based on FPGA |
-
2009
- 2009-11-10 CN CN2009102130719A patent/CN101705872B/en not_active Expired - Fee Related
Cited By (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103850802A (en) * | 2012-12-04 | 2014-06-11 | 中航商用航空发动机有限责任公司 | TTP/C (time-triggered protocol communication) bus-based electronic controller and FADEC (full authority digital engine control) system |
| CN103850802B (en) * | 2012-12-04 | 2016-04-20 | 中航商用航空发动机有限责任公司 | Based on electronic controller and the FADEC system of time triggered agreement TTP/C bus |
| CN103075255B (en) * | 2013-01-10 | 2015-12-09 | 哈尔滨东安发动机（集团）有限公司 | Start control system for aircraft engine |
| CN103075255A (en) * | 2013-01-10 | 2013-05-01 | 哈尔滨东安发动机（集团）有限公司 | Start control system for aircraft engine |
| CN104219183B (en) * | 2013-06-05 | 2018-08-14 | 中国石油天然气集团公司 | A kind of downhole modem and method based on the soft cores of Nios |
| CN104219183A (en) * | 2013-06-05 | 2014-12-17 | 中国石油天然气集团公司 | Downhole modem based on Nios soft core and method |
| CN103869791A (en) * | 2014-03-27 | 2014-06-18 | 西安航天动力试验技术研究所 | Engine test collecting-distributing type control system and method |
| CN103869791B (en) * | 2014-03-27 | 2017-03-01 | 西安航天动力试验技术研究所 | A kind of engine test collecting and distributing control system and method |
| CN105988385A (en) * | 2015-02-12 | 2016-10-05 | 中航商用航空发动机有限责任公司 | Engine electronic controller |
| CN105988385B (en) * | 2015-02-12 | 2018-10-16 | 中国航发商用航空发动机有限责任公司 | Engine electronic control |
| CN104749967A (en) * | 2015-04-08 | 2015-07-01 | 南京航空航天大学 | Quick prototype architecture of aero-engine control unit |
| CN105298665A (en) * | 2015-10-22 | 2016-02-03 | 天津大学 | Redundant type electronic control unit for aviation piston-type engine |
| CN106444425A (en) * | 2016-10-24 | 2017-02-22 | 南京航空航天大学 | Design method of DCS controlled TTP/C bus controller catering to aeroengine |
| CN106444425B (en) * | 2016-10-24 | 2019-12-24 | 南京航空航天大学 | Design method of TTP/C bus controller for distributed control of aircraft engine |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101705872B (en) | 2011-11-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101705872B (en) | FPGA-based distributed aeroengine electronic controller in chip and control method | |
| CN101694185B (en) | Method for controlling combustion in an internal combustion engine and predicting performance and emissions | |
| CN201526375U (en) | On-chip distributed aircraft engine electronic controller based on FPGA | |
| CN103488098A (en) | Rapid prototyping simulation method of aircraft engine control system | |
| EP2672074A2 (en) | Model and Simulation Based Control of Turbines | |
| CN102183759B (en) | Method for implementing sonar real-time signal processing based on Linux group | |
| CN110850788A (en) | Multi-electric distributed control system architecture for aircraft engine | |
| EP3705956B1 (en) | Distributed control modules with cumulating command references | |
| JP5845705B2 (en) | Gas turbine performance estimation device | |
| Canova et al. | A real-time model of a small turbocharged Multijet Diesel engine: application and validation. | |
| CN101644625A (en) | Test device for steam turbine digital electrohydraulic control system | |
| WO2009085559A1 (en) | Integrated engineering analysis process | |
| CN109783882A (en) | A kind of gas turbine fuel system modeling and simulating method for combining matlab and flowmaster | |
| Zhao et al. | Hardware-in-the-loop simulation platform for fault diagnosis of rocket engines | |
| CN103388602A (en) | Cooperative type high-precision hydraulic pressure double-cylinder synchronizing system and control method thereof | |
| CN101915173B (en) | IP (Internet Protocol) core for acquiring rotating angle information of engine | |
| JP2011508345A (en) | Integrated technology analysis system | |
| CN116154805A (en) | Modeling method, device and medium for equivalent frequency response of offshore oilfield group power grid | |
| CN103235519B (en) | A kind of engine signal Intelligence Simulation and system | |
| Li et al. | Research on key technologies of multi-smart-agents based partially distributed control system for aero engine | |
| Le et al. | Hardware in-the-loop simulation-a rapid prototyping approach for designing mechatronics systems | |
| CN111734533B (en) | Turbofan engine-based model prediction method and system | |
| CN114326442A (en) | Universal engine control rule test verification platform framework | |
| Li et al. | Aero-engine dynamic modeling based on flight parameter data and BP neural network | |
| RU2308749C2 (en) | Stand for functional control and diagnostics of electronic regulators of gas-turbine motors |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111130 Termination date: 20151110 |
|
| EXPY | Termination of patent right or utility model |