CN101640482A - Electrification overshoot voltage inhibitor for power supply regulator - Google Patents
Electrification overshoot voltage inhibitor for power supply regulator Download PDFInfo
- Publication number
- CN101640482A CN101640482A CN200810043679A CN200810043679A CN101640482A CN 101640482 A CN101640482 A CN 101640482A CN 200810043679 A CN200810043679 A CN 200810043679A CN 200810043679 A CN200810043679 A CN 200810043679A CN 101640482 A CN101640482 A CN 101640482A
- Authority
- CN
- China
- Prior art keywords
- voltage node
- output
- source follower
- current
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses an electrification overshoot voltage inhibitor for a power supply regulator, which comprises an error amplifier, an output driving tube, a feedback network, a source follower,a coupling capacitor and a current generation circuit, wherein the drain electrode of an input tube of the source follower is connected with an input voltage node, a grid electrode is connected with an output voltage node, and a source electrode is connected with a current loading tube of the current generation circuit; one end of the coupling capacitor is connected with the grid electrode of theoutput driving tube, and the other end of the coupling capacitor is connected with the output end of the source follower; and the current generation circuit comprises a current loading tube of the source follower, and the current loading tube is connected with the source electrode of the current loading tube and the coupling capacitor. The electrification overshoot voltage inhibitor has small circuit area and low power consumption, and the output voltage can accept any overshoot voltage regardless of the electrification speed of the input voltage node, so the integrated performance is improved; and no chip-outlaid capacitor is required, so the production cost is reduced effectively.
Description
Technical field
The present invention relates to a kind of chip power source apparatus that is applied to, be specifically related to a kind of voltage suppression device that is applied on the feed regulator isolator.
Background technology
At present, typical with PMOS be the output driving element the feed regulator isolator block diagram as shown in Figure 1, comprising error amplifier, resistance-feedback network (R0 and R1) and output driving tube (transistor M0).Wherein reference voltage V REF generally offers a current potential accurately by voltage source accurately.
Circuit with Fig. 1 is an example, owing to power in moment, for example, input voltage node has risen to 5V with the speed of 1V/ns from 0, and this moment, because the current potential that PGATE is ordered also has little time to rise, thereby cause the gate source voltage of transistor M0 very high, high ten times of voltages during than operate as normal or higher, thereby difference between current seldom to be the drive current that needs in the practical application big 100 times or more, these unnecessary electric currents will be accumulated very high electric charge on the output node output voltage node, that is to say, very big overshoot voltage is arranged on output voltage node, might just equal input voltage node by overshoot voltage.Because need loop, make the gate source voltage of PMOS be operated in a normal magnitude of voltage by negative feedback.And the bandwidth of loop is common all in the magnitude of KHz, and therefore whole loop approximately needs us just can make output voltage node return to normal operating voltage from very high overshoot voltage to the magnitude of ms.Use the IP of the output of this voltage adjuster as power supply so, that suppose the IP use is the MOSFETs of low pressure 1.8V, just might make the device failure of these low pressure IP so in the process of overshoot from having to do not having.
Usually solve the output voltage overshoot several typical methods are arranged.First kind is to use big as far as possible Cout electric capacity, and Cout is big more, and output voltage node is just more little.Second method is to use electric voltage observation circuit, when monitoring output voltage when being higher than threshold voltage, just raises the gate source voltage of PMOS by extra circuit.The bandwidth of the feedback circuit that this is extra can be done very highly, does not have very big overshoot on the output voltage node thereby make.But if the speed of input voltage node still has a little overshoot so than this extra feedback circuit response speed height on the output voltage node.The third method is the type that changes output element.
First method can increase very big chip area or need the external electric capacity of chip, influences production cost.Second method can only guarantee that the power supply electrifying process more than certain frequency overshoot voltage can not occur.The third simple output element that changes can cause can't realizing original performance under certain condition of work.
Summary of the invention
Technical problem to be solved by this invention provides a kind of overshoot voltage restraining device that is applied to need not in the chip voltage adjuster of external capacitor.
In order to solve above technical problem, the invention provides a kind of overshoot voltage restraining device that powers on that is applied to feed regulator isolator, comprising: error amplifier, its in-phase end connects a reference voltage node, and its end of oppisite phase is connected with feedback network; The output driving tube, its source electrode connects input voltage node, and grid connects the output of error amplifier, and drain electrode is connected with output voltage node; Feedback network, the one end is connected with the error amplifier end of oppisite phase, and the other end is connected with output voltage node; Source follower, the drain electrode of its input pipe links to each other with input voltage node, and grid links to each other with output voltage node, and source electrode links to each other with the current loading pipe of current generating circuit; Coupling capacitance, the one end connects the grid of output driving tube, and the other end connects the output of source follower; Current generating circuit comprises the current loading pipe of source follower, and described current loading pipe links to each other with the source electrode and the coupling capacitance of source follower.
Beneficial effect of the present invention is that circuit area is little, and is low in energy consumption, and no matter input voltage node powers on speed how soon, and output voltage does not have unacceptable overshoot voltage and occurs, thereby is very helpful to improving overall performance; Need not the external electric capacity of chip simultaneously, effectively reduce production costs.
Description of drawings
Below in conjunction with the drawings and specific embodiments the present invention is described in further detail.
Fig. 1 is existing typical voltage adjuster block diagram;
Fig. 2 is that the overshoot voltage of the embodiment of the invention suppresses circuit diagram;
Fig. 3 is the physical circuit figure of one embodiment of the invention;
Fig. 4 is the physical circuit figure of another embodiment of the present invention.
Embodiment
Voltage-regulating circuit structure among the present invention has mainly added transistor M1, current generating circuit I0 and coupling capacitance C0 on traditional circuit structure (as shown in Figure 1) (the appearance value of coupling capacitance C0 is bigger, the parasitic capacitance of bringing than transistor M0 and cabling etc. is big), as shown in Figure 2.Adopt the advantage of such scheme to be that area is little, low in energy consumption, and no matter input voltage node powers on speed how soon, does not occur being very helpful to improving overall performance thereby output voltage does not have unacceptable overshoot voltage.
Whole overshoot voltage suppresses circuit and is divided into 3 parts:
1) current generating circuit, 9 transistor M3 ~ transistor M11 in the left side among Fig. 3, capacitor C 2 and resistance R 4; Concrete connected mode is used for producing bias voltage and setovers 2 as shown in FIG.) the grid current potential of transistor M2 pipe, and can control voltage settling time very easily by C2, just, electric current settling time.
2) source follower circuit (or claiming current potential translation circuit), the transistor M1 among Fig. 3, transistor M2.Wherein, transistor M1 is as the input pipe of source follower, and drain electrode links to each other with input voltage node Vin, and grid links to each other with input voltage node Vout, substrate links to each other with source electrode, and it act as and obtains the COUP current potential after an input voltage node Vout reduces a gate source voltage.Transistor M2 is as a current loading pipe.
3) coupling capacitance C0.Coupling capacitance C0 two ends are connected on respectively between the grid PGATE point and COUP of transistor M0.Mainly utilized the clock feedthrough characteristic of coupling capacitance C0 to make PGATE can not keep low level at powered on moment.
As Fig. 2, shown in Figure 3, the overshoot voltage restraining device that powers on that is applied to feed regulator isolator of the present invention comprises: error amplifier, and its in-phase end connects reference voltage node, and its end of oppisite phase is connected with feedback network; The output driving tube uses the P transistor npn npn, and its source electrode connects input voltage node, and grid connects the output of error amplifier, and drain electrode is connected with output voltage node; Feedback network, the one end is connected with the error amplifier end of oppisite phase, and the other end is connected with output voltage node; Also comprise: the source follower input pipe, its drain electrode links to each other with input voltage node, and grid links to each other with output voltage node, and source electrode links to each other with the current loading pipe that current generating circuit provides; Coupling capacitance, the one end connects the grid of output driving tube, and the other end connects the output of source follower; Current generating circuit comprises the current loading pipe of source follower, and described current loading pipe links to each other with the source electrode and the coupling capacitance of source follower.Feedback network comprises resistance R 0 and resistance R 1, and resistance R 0 one ends connect output voltage node, and the other end connects error amplifier end of oppisite phase and resistance R 1; Resistance R 1 one ends connect error amplifier end of oppisite phase and resistance R 0, other end ground connection.The output branch road of current generating circuit is the current loading pipe, and its grid is connected with input voltage node, source ground, and drain electrode links to each other with the source electrode and the coupling capacitance of source follower.
The circuit operation principle is as follows:
Suppose that input power input voltage node Vin is 5V, output voltage node Vout is 1.8V, and VREF is 1V;
1) step signal of adding 1V/ns on input voltage node Vin
2) grid of powered on moment transistor M2 (BIAS) current potential is ' 0 ', and this moment, M2 was in not on-state.
3) powered on moment output voltage, just the grid potential of transistor M1 also is ' 0 ', the raceway groove of M1 is not opened.
4) drain electrode of M1 is connected with the input power supply, and in the time period that M1 and M2 do not open, the current potential of COUP is mainly by Cds, and the clock feed-through effect of M1 (the drain-source parasitic capacitance of M1) determines.The time that moment powers on is short more, and the current potential that COUP is ordered is high more, and approaches supply voltage more.
5) existence of coupling capacitance C0 causes PGATE point current potential moment to rise to supply voltage or a little less than the current potential (depending primarily on the speed of powering on) of supply voltage.
6) BIAS point current potential is along with the foundation of current generating circuit is stablized (needing us level or longer settling time) gradually, when the BIAS current potential raises gradually, M2 has entered conducting state from off state, promptly has electric current above the M2, then the COUP current potential is dragged down, and the PGATE current potential also just decreases.
7) transistor M0 uses the P transistor npn npn to M0 is opened when the PGATE current potential is low, and immediate current is just drawn high the Vout current potential.This moment, Vout probably can the highest being flushed to about 2V.The output FB that causes feedback network is than VREF voltage height, and this moment, the amplifier electric current charged to the PGATE point, and the PGATE current potential is risen, and M0 closes, and the excess charges on the Vout is mainly released by feedback network the Vout current potential is descended.Meanwhile, current loading is also ceaselessly being given the discharge of electric capacity bottom crown, and COUP point current potential is descended.In this process, can cause the Vout output voltage that less voltage fluctuation is arranged.
8) charging and discharging currents in amplifier discharges and recharges the C0 top crown in the dynamic equilibrium of the C0 bottom crown being discharged with the current loading pipe, and the COUP current potential descends (speed of decline is relevant with loop bandwidth) gradually, and source follower is set up gradually.Level when the current potential that last COUP is ordered drops to the source follower stable state.At this moment, whole loop settles out.Because the effect of source follower, the Vout current potential has also dropped to desirable 1.8V from 2V.
Circuit with Fig. 3 is an example, and no matter input voltage node Vin rises to high voltage with high arbitrarily speed from 0, and electric current I 0 always needs a period of time, and (~ 10us level) could be from 0 to desired value.So when input voltage node Vin powered on soon, COUP point current potential always was equal to or slightly lower than supply voltage (depend on the speed that powers on, speed is fast more, and COUP point current potential approaches supply voltage more).Since coupling capacitance C0 two terminal potentials can instantaneous variation characteristic, cause PGATE point current potential, the gate voltage that is transistor M0 can not keep 0 current potential when input voltage node Vin moment raises, rise with almost equal speed but following input voltage node Vin.Thereby the drain-source current that guarantees transistor M0 can be very not big, do not exist thereby output voltage node Vout does not have intolerable overshoot voltage.
Shown in Figure 4 is the enforcement circuit of another electric current producing method, and this mode produces the electric current output effect same with current generating circuit shown in Figure 3.For current generating circuit of the present invention, multiple known other alternative implementation methods are arranged, here just for example with the simplest circuit.The key of this circuit is not react by current generating circuit in fast powering-up at once, needs delay a period of time to set up electric current, and the circuit of its various specific implementations should think that current generating circuit described by the present invention covers.
Claims (3)
1, a kind of overshoot voltage restraining device that powers on that is applied to feed regulator isolator comprises:
Error amplifier, its in-phase end connects reference voltage node, and its end of oppisite phase is connected with feedback network;
The output driving tube, its source electrode connects input voltage node, and grid connects the output of error amplifier, and drain electrode is connected with output voltage node;
Feedback network, the one end is connected with the error amplifier end of oppisite phase, and the other end is connected with output voltage node;
It is characterized in that, also comprise:
Source follower, the drain electrode of its input pipe links to each other with input voltage node, and grid links to each other with output voltage node, and source electrode links to each other with the current loading pipe of current generating circuit;
Coupling capacitance, the one end connects the grid of output driving tube, and the other end connects the output of source follower;
Current generating circuit comprises the current loading pipe of source follower, and described current loading pipe links to each other with the source electrode and the coupling capacitance of source follower.
2, the overshoot voltage restraining device that powers on that is applied to feed regulator isolator as claimed in claim 1, it is characterized in that, described feedback network comprises resistance R 0 and resistance R 1, and resistance R 0 one ends connect output voltage node, and the other end connects error amplifier end of oppisite phase and resistance R 1; Resistance R 1 one ends connect error amplifier end of oppisite phase and resistance R 0, other end ground connection.
3, the overshoot voltage restraining device that powers on that is applied to feed regulator isolator as claimed in claim 1, it is characterized in that, the output branch road of described current generating circuit is the current loading pipe, its grid is connected with input voltage node, source ground, drain electrode links to each other with the source electrode and the coupling capacitance of source follower.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100436797A CN101640482B (en) | 2008-07-31 | 2008-07-31 | Electrification overshoot voltage inhibitor for power supply regulator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100436797A CN101640482B (en) | 2008-07-31 | 2008-07-31 | Electrification overshoot voltage inhibitor for power supply regulator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101640482A true CN101640482A (en) | 2010-02-03 |
| CN101640482B CN101640482B (en) | 2012-06-20 |
Family
ID=41615316
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008100436797A Active CN101640482B (en) | 2008-07-31 | 2008-07-31 | Electrification overshoot voltage inhibitor for power supply regulator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101640482B (en) |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103427617A (en) * | 2012-05-25 | 2013-12-04 | 原景科技股份有限公司 | Power supply circuit |
| TWI492016B (en) * | 2013-04-03 | 2015-07-11 | Holtek Semiconductor Inc | Low dropout linear regulator |
| CN107272794A (en) * | 2017-07-17 | 2017-10-20 | 无锡科技职业学院 | Suspension follows voltage-stabilized power supply circuit device |
| CN109164865A (en) * | 2018-11-23 | 2019-01-08 | 湖南国科微电子股份有限公司 | A kind of overshoot protection circuit, linear voltage regulator and power module |
| CN113258536A (en) * | 2021-07-08 | 2021-08-13 | 上海芯龙半导体技术股份有限公司南京分公司 | Output overshoot suppression circuit and switching power supply chip |
| CN114253341A (en) * | 2021-12-22 | 2022-03-29 | 江苏集萃智能集成电路设计技术研究所有限公司 | Output circuit and voltage buffer |
| CN114326890A (en) * | 2020-09-29 | 2022-04-12 | 圣邦微电子（北京）股份有限公司 | Voltage regulating circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3739760B2 (en) * | 2003-06-04 | 2006-01-25 | ローム株式会社 | Switching regulator |
| CN1722589A (en) * | 2004-07-02 | 2006-01-18 | 罗姆股份有限公司 | Power supply apparatus using synchronous rectified step-down converter |
-
2008
- 2008-07-31 CN CN2008100436797A patent/CN101640482B/en active Active
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103427617A (en) * | 2012-05-25 | 2013-12-04 | 原景科技股份有限公司 | Power supply circuit |
| CN103427617B (en) * | 2012-05-25 | 2016-05-04 | 原景科技股份有限公司 | Power circuit |
| TWI492016B (en) * | 2013-04-03 | 2015-07-11 | Holtek Semiconductor Inc | Low dropout linear regulator |
| CN107272794A (en) * | 2017-07-17 | 2017-10-20 | 无锡科技职业学院 | Suspension follows voltage-stabilized power supply circuit device |
| CN107272794B (en) * | 2017-07-17 | 2018-10-12 | 无锡科技职业学院 | Suspension follows voltage-stabilized power supply circuit device |
| CN109164865A (en) * | 2018-11-23 | 2019-01-08 | 湖南国科微电子股份有限公司 | A kind of overshoot protection circuit, linear voltage regulator and power module |
| CN114326890A (en) * | 2020-09-29 | 2022-04-12 | 圣邦微电子（北京）股份有限公司 | Voltage regulating circuit |
| CN114326890B (en) * | 2020-09-29 | 2023-04-07 | 圣邦微电子（北京）股份有限公司 | Voltage regulating circuit |
| CN113258536A (en) * | 2021-07-08 | 2021-08-13 | 上海芯龙半导体技术股份有限公司南京分公司 | Output overshoot suppression circuit and switching power supply chip |
| CN114253341A (en) * | 2021-12-22 | 2022-03-29 | 江苏集萃智能集成电路设计技术研究所有限公司 | Output circuit and voltage buffer |
| CN114253341B (en) * | 2021-12-22 | 2023-03-14 | 江苏集萃智能集成电路设计技术研究所有限公司 | Output circuit and voltage buffer |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101640482B (en) | 2012-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101640482B (en) | Electrification overshoot voltage inhibitor for power supply regulator | |
| EP3821523B1 (en) | Ldo regulator using nmos transistor | |
| CN101882864B (en) | Electrifying startup circuit and electrifying startup method thereof | |
| CN104218803B (en) | Bootstrap voltage charging circuit and voltage conversion circuit | |
| US9369046B2 (en) | Power converters with adaptive slew rate and methods of operating same | |
| CN102136800B (en) | Switching regulaor | |
| JP5026368B2 (en) | Circuit and method for gate control circuit with reduced voltage stress | |
| CN101097456B (en) | Voltage regulator | |
| US8729877B2 (en) | Fast startup algorithm for low noise power management | |
| CN103236789B (en) | Charge pump output voltage regulating circuit and storage device | |
| US11128215B2 (en) | Direct current voltage step-down regulation circuit structure | |
| CN105988495A (en) | LDO (Low Drop-out voltage regulator) overshooting protection circuit | |
| CN104184319A (en) | Charge pump circuit as well as control circuit and control method thereof | |
| US6686729B1 (en) | DC/DC switching regulator having reduced switching loss | |
| CN102055311A (en) | Linear voltage-stabilized power supply device and soft start method thereof | |
| CN101272090A (en) | High tension charge pump circuit | |
| KR20050000343A (en) | Power supply circuit | |
| CN103631298A (en) | Linear voltage stabilization source | |
| CN103117740A (en) | Low-power-consumption level shift circuit | |
| CN111934542B (en) | Charge pump voltage stabilizing circuit, voltage stabilizing method and nonvolatile memory | |
| CN112152451A (en) | Built-in bootstrap capacitor DCDC converting circuit | |
| US10770153B2 (en) | Charge pump drive circuit with two switch signals | |
| CN112581997B (en) | Power module and memory | |
| US10606299B2 (en) | Circuit for regulating leakage current in charge pump | |
| CN203588108U (en) | High-stability voltage regulator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI Effective date: 20131219 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
| TR01 | Transfer of patent right |
Effective date of registration: 20131219 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Patentee before: Shanghai Huahong NEC Electronics Co., Ltd. |