CN101626234B - Resistive superconductive asynchronous bilinear logic AND gate circuit - Google Patents
Resistive superconductive asynchronous bilinear logic AND gate circuit Download PDFInfo
- Publication number
- CN101626234B CN101626234B CN2009101010832A CN200910101083A CN101626234B CN 101626234 B CN101626234 B CN 101626234B CN 2009101010832 A CN2009101010832 A CN 2009101010832A CN 200910101083 A CN200910101083 A CN 200910101083A CN 101626234 B CN101626234 B CN 101626234B
- Authority
- CN
- China
- Prior art keywords
- inductance
- josephson junction
- connects
- josephson
- ground connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Superconductor Devices And Manufacturing Methods Thereof (AREA)
Abstract
The invention relates to a resistive superconductive asynchronous bilinear logic AND gate circuit. A logic gate structure of the prior superconductive asynchronous bilinear circuit has the defects of great amount of used Josephson junctions and difficult wiring. The resistive superconductive asynchronous bilinear logic AND gate circuit comprises four Josephson quantum interference devices and a choking resistor, the first Josephson quantum interference device or the second Josephson quantum interference device comprises four Josephson junctions and two connecting inductors; and the third Josephson quantum interference device or the fourth Josephson quantum interference device comprises three Josephson junctions and a connecting inductor. The logic AND gate circuit proposed by the invention utilizes resistors to consume a loop current remained in the gate circuit after the logic gate is triggered so as to greatly reduce the number of the needed Josephson junctions. The invention is favorably compatible to the wiring convenience. Compared with the prior art, circuittopology in a sequential structure is easier to apply to a large-scale superconductive integrated circuit.
Description
Technical field
The invention belongs to superconduction digital circuit technique field, relate to a kind of asynchronous two-wire of resistive (Dual-Rail) logical AND gate circuit structure that is used for superconduction RSFQ (quick single flux quantum) digital integrated circuit.
Background technology
In breathe out Prokofiev (K.K.Likharev), Ma Hanuofu (O.A.Mukhanov) and Simon promise husband (V.K.Semenov) and proposed logical circuit technology based on Josephson junction, the i.e. quick single flux quantum of superconduction (Rapid Single Flux Quantum) technology in 1985.
Josephson junction is made up of the weak connection (being generally tunnel junction) between two superconductors.This knot can changed between superconducting state and general attitude on the time interval of picosecond magnitude.In transfer process, can between knot, produce the potential pulse of following single flux quantum.Quick single flux quantum digital circuit technique is represented digital information with single flux quantum potential pulse exactly.
Traditional mode between two of clock line potential pulse gaps, if the potential pulse input is arranged on the holding wire, is then represented signal " 1 " in circuit shown in Fig. 1 (a), if do not have, then represent signal " 0 ".The circuit of this method of synchronization is responsive especially for input delay, and is especially true for the superconducting integrated circuit of clock frequency GHz up to a hundred.Qian Ze people such as (M.Maezawa) in Changping has proposed quick single flux quantum digital circuit technique of double structure in 1996, shown in Fig. 1 (b), double structure is made up of two holding wires (representing signal " 1 " and signal " 0 " respectively), does not need independent clock signal.Double structure solved the clock synchronization difficulty of traditional quick single flux quantum digital circuit, to tender subjects such as clock jitter and skews.But it is for existing Josephson junction superconducting circuit manufacture craft, has footing too much and the problem of difficult wiring again.So need be a kind of insensitive, and have less footing and the easy circuit of wiring for postponing.
Summary of the invention
Main purpose of the present invention is to be to provide a kind of AND circuit that can be used for the quick single flux quantum double structure of superconduction, reduce its use Josephson junction quantity and make wiring more simple and convenient.
The concrete scheme of technical solution problem of the present invention is:
First end that connects inductance L 1 is a first input end, and first other end, second end that connects inductance L 2 that connects inductance L 1 is connected the other end ground connection of the first Josephson junction J1 with the end of the first Josephson junction J1; Second other end, the 3rd end that connects inductance L 3 that connects inductance L 2 is connected the earth terminal ground connection of the first current source I1 with the output of the first current source I1; The end that the other end of the 3rd connection inductance L 3, first magnetic flux are preserved inductance L 18 is connected the other end ground connection of the second Josephson junction J2 with the end of the second Josephson junction J2; The other end that first magnetic flux is preserved inductance L 18 is connected with the end of the 3rd Josephson junction J3;
The 4th end that connects inductance L 4 is second input, and the 4th other end, the 5th end that connects inductance L 5 that connects inductance L 4 is connected the other end ground connection of the 4th Josephson junction J4 with the end of the 4th Josephson junction J4; The 5th other end, the 6th end that connects inductance L 6 that connects inductance L 5 is connected the earth terminal ground connection of the second current source I2 with the output of the second current source I2; The end that the other end of the 6th connection inductance L 6, second magnetic flux are preserved inductance L 19 is connected the other end ground connection of the 5th Josephson junction J5 with the end of the 5th Josephson junction J5; The other end that second magnetic flux is preserved inductance L 19 is connected with the end of the 6th Josephson junction J6;
The end of the output of the other end of the other end of the 3rd Josephson junction J3, the 6th Josephson junction J6, the 3rd current source I3, the 7th Josephson junction J7 is connected inductance L 7 with the 7th a end connects; The end that the other end and the 15 of the 7th Josephson junction J7 is connected inductance L 15 connects, the earth terminal ground connection of the 3rd current source I3, the 7th other end that connects inductance L 7 is connected with the end of choking resistance R, the output of the other end of choking resistance R, the 4th current source I4, the 8th end that connects inductance L 8 are connected with the end of the 8th Josephson junction J8, the earth terminal ground connection of the 4th current source I4, the other end ground connection of the 8th Josephson junction J8, the 8th other end that connects inductance L 8 is first output;
The 9th end that connects inductance L 9 is the 3rd input, and the 9th other end, the tenth end that connects inductance L 10 that connects inductance L 9 is connected the other end ground connection of the 9th Josephson junction J9 with the end of the 9th Josephson junction J9; The end that the other end of the tenth connection inductance L 10, the output and the 11 of the 5th current source I5 are connected inductance L 11 connects, the earth terminal ground connection of the 5th current source I5, the end that the other end of the 11 connection inductance L 11, the 3rd magnetic flux are preserved inductance L 20 is connected the other end ground connection of the tenth Josephson junction J10 with the end of the tenth Josephson junction J10; The other end that the 3rd magnetic flux is preserved inductance L 20 is connected with the end of the 11 Josephson junction J11;
The 12 end that connects inductance L 12 is a four-input terminal, and the 12 other end, the 13 end that connects inductance L 13 that connects inductance L 12 is connected the other end ground connection of the 12 Josephson junction J12 with the end of the 12 Josephson junction J12; The 13 other end, the 14 end that connects inductance L 14 that connects inductance L 13 is connected the earth terminal ground connection of the 6th current source I6 with the output of the 6th current source I6; The end that the other end of the 14 connection inductance L 14, the 4th magnetic flux are preserved inductance L 21 is connected with the end of the 13 Josephson junction J13, the other end ground connection of the 13 Josephson junction J13, the other end that the 4th magnetic flux is preserved inductance L 21 is connected with the end of the 14 Josephson junction J14;
The end that the end of the other end of the 11 Josephson junction J11, the other end of the 14 Josephson junction J14, the 15 Josephson junction J15, the output of the 7th current source I7, the 15 other end and the 16 that connects inductance L 15 are connected inductance L 16 connects; The earth terminal ground connection of the 7th current source I7, the other end ground connection of the 15 Josephson junction; The 16 other end, the output of the 8th current source I8, the 17 end that connects inductance L 17 that connects inductance L 16 is connected with the end of the 16 Josephson junction J16, the earth terminal ground connection of the 8th current source I8, the other end ground connection of the 16 Josephson junction, the 17 other end that connects inductance L 17 is second output.
The present invention compare prior art the required Josephson junction of AND circuit quantity still less, the time delay of signal transmission is littler.The sequential organization that circuit of the present invention is taked makes that wiring is more simple and convenient.
Description of drawings
Fig. 1 is the synchronous and two-wire timing mode figure of josephson logic circuit;
Fig. 2 is a circuit diagram of the present invention;
Embodiment
The present invention is further illustrated below in conjunction with accompanying drawing.
As shown in Figure 2, first end that connects inductance L 1 is first input end A1, and first other end, second end that connects inductance L 2 that connects inductance L 1 is connected the other end ground connection of the first Josephson junction J1 with the end of the first Josephson junction J1; Second other end, the 3rd end that connects inductance L 3 that connects inductance L 2 is connected the earth terminal ground connection of the first current source I1 with the output of the first current source I1; The end that the other end of the 3rd connection inductance L 3, first magnetic flux are preserved inductance L 18 is connected the other end ground connection of the second Josephson junction J2 with the end of the second Josephson junction J2; The other end that first magnetic flux is preserved inductance L 18 is connected with the end of the 3rd Josephson junction J3;
The 4th end that connects inductance L 4 is the second input B1, and the 4th other end, the 5th end that connects inductance L 5 that connects inductance L 4 is connected the other end ground connection of the 4th Josephson junction J4 with the end of the 4th Josephson junction J4; The 5th other end, the 6th end that connects inductance L 6 that connects inductance L 5 is connected the earth terminal ground connection of the second current source I2 with the output of the second current source I2; The end that the other end of the 6th connection inductance L 6, second magnetic flux are preserved inductance L 19 is connected the other end ground connection of the 5th Josephson junction J5 with the end of the 5th Josephson junction J5; The other end that second magnetic flux is preserved inductance L 19 is connected with the end of the 6th Josephson junction J6;
The other end of the 3rd Josephson junction J3, the other end of the 6th Josephson junction J6, the output of the 3rd current source I3, the end of the 7th Josephson junction J7 is connected inductance L 7 with the 7th a end connects, the end that the other end and the 15 of the 7th Josephson junction J7 is connected inductance L 15 connects, the earth terminal ground connection of the 3rd current source I3, the 7th other end that connects inductance L 7 is connected with the end of choking resistance R, the other end of choking resistance R, the output of the 4th current source I4, the 8th end that connects inductance L 8 is connected with the end of the 8th Josephson junction J8, the earth terminal ground connection of the 4th current source I4, the other end ground connection of the 8th Josephson junction J8, the 8th other end that connects inductance L 8 is the first output terminals A B.
The 9th end that connects inductance L 9 is the 3rd input A0, and the 9th other end, the tenth end that connects inductance L 10 that connects inductance L 9 is connected the other end ground connection of the 9th Josephson junction J9 with the end of the 9th Josephson junction J9; The end that the other end of the tenth connection inductance L 10, the output and the 11 of the 5th current source I5 are connected inductance L 11 connects, the earth terminal ground connection of the 5th current source I5, the end that the other end of the 11 connection inductance L 11, the 3rd magnetic flux are preserved inductance L 20 is connected the other end ground connection of the tenth Josephson junction J10 with the end of the tenth Josephson junction J10; The other end that the 3rd magnetic flux is preserved inductance L 20 is connected with the end of the 11 Josephson junction J11;
The 12 end that connects inductance L 12 is four-input terminal B0, and the 12 other end, the 13 end that connects inductance L 13 that connects inductance L 12 is connected the other end ground connection of the 12 Josephson junction J12 with the end of the 12 Josephson junction J12; The 13 other end, the 14 end that connects inductance L 14 that connects inductance L 13 is connected the earth terminal ground connection of the 6th current source I6 with the output of the 6th current source I6; The end that the other end of the 14 connection inductance L 14, the 4th magnetic flux are preserved inductance L 21 is connected with the end of the 13 Josephson junction J13, the other end ground connection of the 13 Josephson junction J13, the other end that the 4th magnetic flux is preserved inductance L 21 is connected with the end of the 14 Josephson junction J14;
The end that the end of the other end of the 11 Josephson junction J11, the other end of the 14 Josephson junction J14, the 15 Josephson junction J15, the output of the 7th current source I7, the 15 other end and the 16 that connects inductance L 15 are connected inductance L 16 connects, the earth terminal ground connection of the 7th current source I7, the other end ground connection of the 15 Josephson junction; The 16 other end, the output of the 8th current source I8, the 17 end that connects inductance L 17 that connects inductance L 16 is connected with the end of the 16 Josephson junction J16, the earth terminal ground connection of the 8th current source I8, the other end ground connection of the 16 Josephson junction, the 17 other end that connects inductance L 17 is the second output terminals A B.
This circuit comprises four Josephson's quantum interfering devices, is respectively first Josephson's quantum interfering device (being made up of J2, L18, J3, J7, L15, J15), second Josephson's quantum interfering device (being made up of J5, L19, J6, J7, L15, J15), the 3rd Josephson's quantum interfering device (being made up of J10, L20, J11, J15), the 4th Josephson's quantum interfering device (being made up of J13, L21, J14, J15).The 7th Josephson junction J7 and the 15 Josephson junction J15 are the Josephson junction of two shared series connection of first Josephson's quantum interfering device of being connected with the second input B1 of first input end A1 and second Josephson's quantum interfering device, and the 15 Josephson junction J15 is the shared Josephson junction of first, second, third, fourth Josephson's quantum interfering device.When first input end A1 and the second input B1 have a potential pulse input respectively, when causing the first Josephson junction J1 and the 4th Josephson junction J4 upset respectively, the second Josephson junction J2 and the 5th Josephson junction J5 overturn respectively, the electric current sum of first Josephson's quantum interfering device and second Josephson's quantum interfering device is greater than the critical current of its 7th shared Josephson junction J7 at this moment, the 7th Josephson junction J7 upset, thereby the 8th Josephson junction J8 upset, the first output terminals A B exports a voltage pulse signal.When the 3rd input A0 and four-input terminal B0 respectively by a potential pulse input, when causing the 9th Josephson junction J9 and the 12 Josephson junction J12 upset respectively, the tenth Josephson junction J10 and the 13 Josephson junction J13 overturn respectively, the electric current sum of the 3rd Josephson's quantum interfering device and the 4th Josephson's quantum interfering device is greater than the critical current of its 15 shared Josephson junction at this moment, the 15 Josephson junction J15 upset, potential pulse of second output terminals A B output thereby the 16 Josephson junction J16 overturns.First input end A1 and four-input terminal B0 have the potential pulse input or the second input B1 and the 3rd input A0 that the potential pulse input is arranged respectively respectively, cause the first Josephson junction J1 and the 12 Josephson junction J12 upset respectively, when perhaps causing the 4th Josephson junction J4 and the 9th Josephson junction J9 upset respectively, the second Josephson junction J2 and the 13 Josephson junction J13 overturn respectively, perhaps the 5th Josephson junction J5 and the tenth Josephson junction J10 overturn respectively, the electric current sum of the electric current sum of first Josephson's quantum interfering device and the 4th Josephson's quantum interfering device or second Josephson's quantum interfering device and the 3rd Josephson's quantum interfering device is greater than the critical current of the 15 Josephson junction J15 at this moment, the 15 Josephson junction J15 upset, thereby the 16 Josephson junction J16 upset, the second output terminals A B exports a potential pulse, thus the function of realization and door.
Choking resistance R is used for having voltage pulse signal input or the second input B1, the 3rd input A0 that the potential pulse input is arranged respectively respectively at first input end A1, four-input terminal B0, the back loop current residual in circuit of the 15 Josephson junction J15 upset.
Owing to keep a lasting electric current therein after the Josephson junction upset at one end of Josephson's quantum interfering device, therefore any two potential pulses input can arrive simultaneously, and in no particular order, so just guaranteed that this circuit working is at asynchronous mode.
One group of representative value of this each device parameters of circuit is: the first connection inductance L, 1 value is 2 skin henries, the second connection inductance L, 2 values are 1 skin henry, the 3rd connection inductance L 3 values are 1 skin henry, the 4th connection inductance L 4 values are 2 skin henries, the 5th connection inductance L 5 values are 1 skin henry, the 6th connection inductance L 6 values are 1 skin henry, the 7th connection inductance L 7 values are 2 skin henries, the 8th connection inductance L 8 values are 2 skin henries, the 9th connection inductance L 9 values are 2 skin henries, and the tenth connection inductance L 10 values are 1 skin henry, and the 11 connection inductance L 11 values are 1 skin henry, the 12 connection inductance L 12 values are 2 skin henries, the 13 connection inductance L 13 values are 1 skin henry, and the 14 connection inductance L 14 values are 1 skin henry, and the 15 connection inductance L 15 values are 1 skin henry, the 16 connection inductance L 16 values are 6 skin henries, and the 17 connection inductance L 17 values are 2 skin henries; It is 9.4 skin henries that first magnetic flux is preserved inductance L 18 values, and it is 9.4 skin henries that second magnetic flux is preserved inductance L 19 values, and it is 9.4 skin henries that the 3rd magnetic flux is preserved inductance L 20 values, and it is 9.4 skin henries that the 4th magnetic flux is preserved inductance L 21 values; Choking resistance R value is 1.8 ohm; The critical electric current value of the first Josephson junction J1 is 250 microamperes, the critical electric current value of the second Josephson junction J2 is 250 microamperes, the critical electric current value of the 3rd Josephson junction J3 is 125 microamperes, the critical electric current value of the 4th Josephson junction J4 is 250 microamperes, the critical electric current value of the 5th Josephson junction J5 is 250 microamperes, the critical electric current value of the 6th Josephson junction J6 is 125 microamperes, the critical electric current value of the 7th Josephson junction J7 is 132 microamperes, the critical electric current value of the 8th Josephson junction J8 is 213 microamperes, the critical electric current value of the 9th Josephson junction J9 is 250 microamperes, the critical electric current value of the tenth Josephson junction J10 is 250 microamperes, the critical electric current value of the 11 Josephson junction J11 is 125 microamperes, the critical electric current value of the 12 Josephson junction J12 is 250 microamperes, the critical electric current value of the 13 Josephson junction J13 is 250 microamperes, the critical electric current value of the 14 Josephson junction J14 is 125 microamperes, the critical electric current value of the 15 Josephson junction J15 is 200 microamperes, and the critical electric current value of the 16 Josephson junction J16 is 275 microamperes; The value of the first current source I1 is 230 microamperes, the value of the second current source I2 is 230 microamperes, the value of the 3rd current source I3 is 55 microamperes, the value of the 4th current source I4 is 270 microamperes, the value of the 5th current source I5 is 230 microamperes, the value of the 6th current source I6 is 230 microamperes, and the value of the 7th current source I7 is 145 microamperes, and the value of the 8th current source I8 is 168 microamperes.
Claims (1)
1. resistive superconductive asynchronous bilinear logic AND circuit, it is characterized in that: first end that connects inductance L 1 is a first input end, first other end, second end that connects inductance L 2 that connects inductance L 1 is connected the other end ground connection of the first Josephson junction J1 with the end of the first Josephson junction J1; Second other end, the 3rd end that connects inductance L 3 that connects inductance L 2 is connected the earth terminal ground connection of the first current source I1 with the output of the first current source I1; The end that the other end of the 3rd connection inductance L 3, first magnetic flux are preserved inductance L 18 is connected the other end ground connection of the second Josephson junction J2 with the end of the second Josephson junction J2; The other end that first magnetic flux is preserved inductance L 18 is connected with the end of the 3rd Josephson junction J3;
The 4th end that connects inductance L 4 is second input, and the 4th other end, the 5th end that connects inductance L 5 that connects inductance L 4 is connected the other end ground connection of the 4th Josephson junction J4 with the end of the 4th Josephson junction J4; The 5th other end, the 6th end that connects inductance L 6 that connects inductance L 5 is connected the earth terminal ground connection of the second current source I2 with the output of the second current source I2; The end that the other end of the 6th connection inductance L 6, second magnetic flux are preserved inductance L 19 is connected the other end ground connection of the 5th Josephson junction J5 with the end of the 5th Josephson junction J5; The other end that second magnetic flux is preserved inductance L 19 is connected with the end of the 6th Josephson junction J6;
The end of the output of the other end of the other end of the 3rd Josephson junction J3, the 6th Josephson junction J6, the 3rd current source I3, the 7th Josephson junction J7 is connected inductance L 7 with the 7th a end connects; The end that the other end and the 15 of the 7th Josephson junction J7 is connected inductance L 15 connects, the earth terminal ground connection of the 3rd current source I3, the 7th other end that connects inductance L 7 is connected with the end of choking resistance R, the output of the other end of choking resistance R, the 4th current source I4, the 8th end that connects inductance L 8 are connected with the end of the 8th Josephson junction J8, the earth terminal ground connection of the 4th current source I4, the other end ground connection of the 8th Josephson junction J8, the 8th other end that connects inductance L 8 is first output;
The 9th end that connects inductance L 9 is the 3rd input, and the 9th other end, the tenth end that connects inductance L 10 that connects inductance L 9 is connected the other end ground connection of the 9th Josephson junction J9 with the end of the 9th Josephson junction J9; The end that the other end of the tenth connection inductance L 10, the output and the 11 of the 5th current source I5 are connected inductance L 11 connects, the earth terminal ground connection of the 5th current source I5, the end that the other end of the 11 connection inductance L 11, the 3rd magnetic flux are preserved inductance L 20 is connected the other end ground connection of the tenth Josephson junction J10 with the end of the tenth Josephson junction J10; The other end that the 3rd magnetic flux is preserved inductance L 20 is connected with the end of the 11 Josephson junction J11;
The 12 end that connects inductance L 12 is a four-input terminal, and the 12 other end, the 13 end that connects inductance L 13 that connects inductance L 12 is connected the other end ground connection of the 12 Josephson junction J12 with the end of the 12 Josephson junction J12; The 13 other end, the 14 end that connects inductance L 14 that connects inductance L 13 is connected the earth terminal ground connection of the 6th current source I6 with the output of the 6th current source I6; The end that the other end of the 14 connection inductance L 14, the 4th magnetic flux are preserved inductance L 21 is connected with the end of the 13 Josephson junction J13, the other end ground connection of the 13 Josephson junction J13, the other end that the 4th magnetic flux is preserved inductance L 21 is connected with the end of the 14 Josephson junction J14;
The end that the end of the other end of the 11 Josephson junction J11, the other end of the 14 Josephson junction J14, the 15 Josephson junction J15, the output of the 7th current source I7, the 15 other end and the 16 that connects inductance L 15 are connected inductance L 16 connects; The earth terminal ground connection of the 7th current source I7, the other end ground connection of the 15 Josephson junction; The 16 other end, the output of the 8th current source I8, the 17 end that connects inductance L 17 that connects inductance L 16 is connected with the end of the 16 Josephson junction J16, the earth terminal ground connection of the 8th current source I8, the other end ground connection of the 16 Josephson junction, the 17 other end that connects inductance L 17 is second output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101010832A CN101626234B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic AND gate circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2009101010832A CN101626234B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic AND gate circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101626234A CN101626234A (en) | 2010-01-13 |
CN101626234B true CN101626234B (en) | 2011-04-06 |
Family
ID=41521941
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2009101010832A Expired - Fee Related CN101626234B (en) | 2009-08-03 | 2009-08-03 | Resistive superconductive asynchronous bilinear logic AND gate circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101626234B (en) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10650319B2 (en) | 2015-02-06 | 2020-05-12 | Northrop Grumman Systems Corporation | Flux control of qubit under resonant excitation |
US10311369B2 (en) | 2016-08-01 | 2019-06-04 | Northrop Grumman Systems Corporation | Quantum gates via multi-step adiabatic drag |
US10756712B2 (en) | 2017-11-13 | 2020-08-25 | Northrop Grumman Systems Corporation | RQL phase-mode flip-flop |
US10158363B1 (en) * | 2017-11-13 | 2018-12-18 | Northrop Grumman Systems Corporation | Josephson and/or gate |
US10511072B2 (en) * | 2017-12-01 | 2019-12-17 | International Business Machines Corporation | Switching of frequency multiplexed microwave signals using cascading multi-path interferometric Josephson switches with nonoverlapping bandwidths |
US10103736B1 (en) | 2018-02-01 | 2018-10-16 | Northrop Gumman Systems Corporation | Four-input Josephson gates |
US10090841B1 (en) | 2018-02-02 | 2018-10-02 | Northrop Grumman Systems Corporation | Josephson polarity and logical inverter gates |
US10331163B1 (en) * | 2018-03-26 | 2019-06-25 | Microsoft Technology Licensing, Llc | Superconducting integrated circuits with clock signals distributed via inductive coupling |
US10615783B2 (en) | 2018-07-31 | 2020-04-07 | Northrop Grumman Systems Corporation | RQL D flip-flops |
US10554207B1 (en) | 2018-07-31 | 2020-02-04 | Northrop Grumman Systems Corporation | Superconducting non-destructive readout circuits |
CN109784492B (en) * | 2018-11-19 | 2022-10-28 | 中国科学技术大学 | Scalable superconducting qubit structure |
US11201608B2 (en) | 2020-04-24 | 2021-12-14 | Northrop Grumman Systems Corporation | Superconducting latch system |
CN114944839B (en) * | 2022-04-20 | 2024-08-20 | 中国科学院上海微系统与信息技术研究所 | Interface circuit, interface module and application system |
-
2009
- 2009-08-03 CN CN2009101010832A patent/CN101626234B/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101626234A (en) | 2010-01-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101626234B (en) | Resistive superconductive asynchronous bilinear logic AND gate circuit | |
CN101626233B (en) | Resistive superconductive asynchronous bilinear logic universal gate circuit | |
WO2020163121A1 (en) | Superconducting circuit for processing input signals | |
KR101606300B1 (en) | Superconducting latch system | |
US10651808B2 (en) | Compound superconducting quantum interference device output amplifier and methods | |
JP2002374152A (en) | Superconducting single magnetic-flux-quantum circuit | |
CN207164980U (en) | A kind of telemetry terminal system of geological disaster data acquisition | |
CN106940987A (en) | Driver and its driving method | |
JP2020010337A (en) | Josephson Transmission Line (JTL) system | |
CN201479114U (en) | Resistive superconducting asynchronous dual-rail logic and gate circuit | |
CA3088408C (en) | Tri-stable storage loops | |
US7750664B2 (en) | Digital programmable phase generator | |
CN205881419U (en) | Driver chip and LED display device of LED display screen | |
CN201667647U (en) | Resistive superconducting asynchronous double rail logic universal type door circuit | |
EP3850754A1 (en) | Reciprocal quantum logic based circuits for an a-and-not-b gate | |
Kirichenko et al. | 4-bit rapid single-flux-quantum decoder | |
CN202005414U (en) | Automatic control file cabinet | |
CN218213807U (en) | Multi-path clock taming and calibrating equipment | |
US20070075752A1 (en) | Digital programmable frequency divider | |
CN102355235A (en) | Multiple input and multiple clock D trigger with maintaining obstructive type | |
CN207529165U (en) | A kind of electric network data handles acquisition system | |
CN103560988B (en) | A kind of data link realizes circuit | |
CN203376463U (en) | Resetting system and superconductive quantum interference sensor suitable for the same | |
CN206717870U (en) | Control device of live working robot of transformer substation | |
Kurosawa et al. | A basic circuit for asynchronous superconductive logic using RSFQ gates |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110406 Termination date: 20210803 |