CN101615655B - Conductive oxide transition layer and phase-changing memory unit with same - Google Patents

Conductive oxide transition layer and phase-changing memory unit with same Download PDF

Info

Publication number
CN101615655B
CN101615655B CN200910055148A CN200910055148A CN101615655B CN 101615655 B CN101615655 B CN 101615655B CN 200910055148 A CN200910055148 A CN 200910055148A CN 200910055148 A CN200910055148 A CN 200910055148A CN 101615655 B CN101615655 B CN 101615655B
Authority
CN
China
Prior art keywords
layer
conductive oxide
phase
oxide transition
transition layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200910055148A
Other languages
Chinese (zh)
Other versions
CN101615655A (en
Inventor
宋三年
宋志棠
刘波
吴良才
封松林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Institute of Microsystem and Information Technology of CAS
Original Assignee
Shanghai Institute of Microsystem and Information Technology of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Institute of Microsystem and Information Technology of CAS filed Critical Shanghai Institute of Microsystem and Information Technology of CAS
Priority to CN200910055148A priority Critical patent/CN101615655B/en
Publication of CN101615655A publication Critical patent/CN101615655A/en
Application granted granted Critical
Publication of CN101615655B publication Critical patent/CN101615655B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Semiconductor Memories (AREA)

Abstract

本发明提供一种导电氧化物过渡层及含该过渡层的相变存储器单元,该相变存储器单元包括位于底电极与硫系化合物薄膜层之间的导电氧化物过渡层,其厚度控制在2~10nm。所述导电氧化物过渡层具有良好的热稳定性;与介质材料、硫系化合物、W电极都有良好的粘附性;具有较低的热导率,能有效改善器件的热效率;具有较好的导电特性可以避免引入较大的电容。通过植入新型的导电氧化物过渡层材料,可有效的提高器件的加热效率,从而降低操作的电压,并且能有效抑制相变材料中的Sb与Te两种元素向底W电极方向的扩散,且过渡层不会与底W电极以及相变材料发生化学反应,从而保证了器件循环使用时操作的一致性,提高了器件寿命。

Figure 200910055148

The invention provides a conductive oxide transition layer and a phase-change memory unit containing the transition layer. The phase-change memory unit includes a conductive oxide transition layer located between a bottom electrode and a chalcogenide film layer, and its thickness is controlled at 2 ~10nm. The conductive oxide transition layer has good thermal stability; it has good adhesion to dielectric materials, chalcogenide compounds, and W electrodes; it has low thermal conductivity, which can effectively improve the thermal efficiency of the device; it has good The conductive characteristics can avoid the introduction of large capacitance. By implanting a new conductive oxide transition layer material, the heating efficiency of the device can be effectively improved, thereby reducing the operating voltage, and can effectively inhibit the diffusion of Sb and Te in the phase change material to the bottom W electrode. Moreover, the transition layer will not chemically react with the bottom W electrode and the phase-change material, thereby ensuring the consistency of operation when the device is used repeatedly, and improving the service life of the device.

Figure 200910055148

Description

Conductive oxide transition zone and contain the phase-changing memory unit of this transition zone
Technical field
The present invention relates to structure, preparation method and the material of phase transition storage, refer in particular to the heat efficiency that improves phase transition storage work and conductive oxide transition zone and its implementation that reduces phase-change memory cell power consumption.The invention belongs to microelectronics nano material and device preparation field.
Background technology
Phase transition storage (Phase Change Memory; PCM) be a kind of emerging semiconductor memory; It is to be storage medium with the chalcogenide compound; Utilize electric energy (heat) to make material between crystalline state (low-resistance) and amorphous state (high resistant), transform writing and wiping of realization information each other, the variation of leaning on measuring resistance of reading of information realizes.Compare with present existing multiple semiconductor memory technologies; Comprise conventional volatibility technology; Like static random access memory (SRAM), dynamic random access memory (DRAM) etc.; And non-volatile technology, like ferroelectric random memory (FeRAM), Electrically Erasable Read Only Memory (EEPROM), flash memory (FLASH) etc., have non-volatile, have extended cycle life (>10 13Inferior), component size is little, low in energy consumption, can multistagely store, read at a high speed, anti-irradiation, high-low temperature resistant (55~125 ℃), anti-vibration, anti-electronic jamming and manufacturing process advantages such as simple (can and prior integrated circuit process be complementary).Therefore not only will be widely applied to civilian daily portable electronic products, and huge potential application arranged in military fields such as Aero-Space.Major companies such as existing in the world Ovonyx, Intel, Samsung, Hitachi, STMicroelectronics and BritishAerpspace are carrying out the R&D work of the aspects such as perfect and manufacturability of technology in the research of carrying out the PCM memory.
Low pressure and low-power consumption when present of paramount importance research focus is to realize the phase transition storage operation.T type structural phase-change memory unit for commonly used discover that the heat that really is applied to the phase transformation of sulphur based material thin layer only accounts for 0.2~1.4% of outside heat supplied total value, and 60~72% heat returns the substrate direction through end W electrode diffusion.Too much heat must cause the increase of operating voltage/electric current in the phase transition process via scattering and disappearing of hearth electrode; Energy consumption increases; Have influence on and the voltage/current of CMOS coupling, and the too much heat that diffuses to the device bottom is potential unfavorable factor for the stability of the CMOS work of bottom.In addition; Contain in the phase-change material of Sb and Te element; In the process of phase transformation operation; Prolonged and repeated high temperature is write and is wiped the component segregation that operation can cause material internal itself, and Sb or Te be to the segregation at the interface of phase-change material and dielectric material, and also is proved to be the very big threat to device reliability with phenomenon that active electrode material reacts.
Given this, be necessary to propose a kind of new technical scheme to address the above problem in fact.
Summary of the invention
The phase-changing memory unit that the technical problem that the present invention will solve is that a kind of conductive oxide transition zone is provided and contains this transition zone; Can improve the operation heat efficiency of phase transition storage; And improve the operating reliability of device simultaneously, prolong the device purpose in useful life thereby reach.
In order to solve the problems of the technologies described above, the present invention adopts following technical scheme:
A kind of conductive oxide transition zone is applied to phase transition storage, and said phase transition storage comprises hearth electrode and chalcogenide compound thin layer; Said conductive oxide transition zone is between hearth electrode and chalcogenide compound thin layer; The material of said conductive oxide transition zone is the oxide with conductive characteristic.
Wherein, the fusing point of the material of said conductive oxide transition zone is 600~2500 ℃; Thermal conductivity is 0.1~120W/mK.
As preferred version of the present invention, the material of said conductive oxide transition zone comprises LaNiO 3, LaSrCoO 3, LaSrMnO 3, SrRuO 3, CaRuO 3One of them, or mix the SrTiO of Nb 3The thickness of said conductive oxide transition zone is 2~10nm.
A kind of phase-changing memory unit comprises hearth electrode and chalcogenide compound thin layer, also comprises the conductive oxide transition zone between hearth electrode and chalcogenide compound thin layer, and the material of said conductive oxide transition zone comprises LaNiO 3, LaSrCoO 3, LaSrMnO 3, SrRuO 3, CaRuO 3One of them, or mix the SrTiO of Nb 3, be preferably LaNiO 3, thickness is 2~10nm.
Wherein, said hearth electrode is the W electrode.
A kind of preparation method of phase-changing memory unit comprises the steps:
(1) use acetone and alcoholic solution, under the ultrasonic wave effect, clean substrate, on substrate, prepare the conductive oxide transition zone then, its thickness is 2~10nm;
(2) on the conductive oxide transition zone of step (1) preparation, prepare chalcogenide compound thin layer and TiN film successively;
(3) use the micro-nano process technology, form the column structure of forming by TiN film, chalcogenide compound thin layer, conductive oxide transition zone;
(4) on step (3) resulting structures, prepare one deck SiO again 2Cover layer uses the micro-nano process technology, at SiO 2Prepare the column hole in the cover layer;
(5) on step (4) resulting structures, prepare the Al electrode layer again, make Al get into SiO 2Intratectal column hole contacts with TiN, uses micro-nano process technology etching Al electrode layer, draws upper and lower electrode.
Wherein, said conductive oxide transition zone, chalcogenide compound thin layer, TiN film, SiO 2The preparation method of cover layer and Al electrode layer comprises: sputtering method, evaporation, atomic layer deposition method, chemical vapour deposition technique, metallo-organic decomposition process and laser assistant depositing method.
Described micro-nano process technology comprises uv-exposure, develops, peels off method and reactive ion etching.
Described substrate comprises: single crystalline Si sheet, the lower electrode layer that on the single crystalline Si sheet, covers, the SiO that on lower electrode layer, covers 2Adiabatic dielectric layer; Said SiO 2There is hole in the adiabatic dielectric layer; Comprise the column W electrode that communicates with lower electrode layer in the hole, W top of electrodes and SiO 2Adiabatic dielectric layer top is concordant.
The material of said conductive oxide transition zone comprises LaNiO 3, LaSrCoO 3, LaSrMnO 3, SrRuO 3, CaRuO 3One of them, or mix the SrTiO of Nb 3
Described chalcogenide compound thin layer is the phase change material film layer, and its material comprises Sb 2Te 3, Ge 1Sb 4Te 7, Ge 1Sb 2Te 4Or Ge 2Sb 2Te 5In a kind of, or it is through one or both compounds that obtain after element modified among doping N, O, Si, Sn, Ag or the In.
Compared to prior art, beneficial effect of the present invention is:
The raising of the phase transition storage heat efficiency that the present invention proposes is to use the conductive oxide transition zone to insert between phase-change material and the end W electrode; Reduce the diffusion of heat to end W electrode; And heat remained on phase-change material inside; Cut down the consumption of energy thereby reach, improve the purpose of the heat efficiency, all have stable physical characteristic (resistivity, film thickness, film roughness, thermal conductivity and specific heat etc.) in the temperature range of this conductive oxide transition zone on room temperature to phase-change material fusing point; Especially have good thermal stability, good adhesiveness is arranged with phase-change material, end W electrode and dielectric material all around.
The operating reliability of the raising device that the present invention proposes is; The conductive oxide buffer layer material can effectively suppress Sb and two kinds of elements of Te in the phase-change material to the diffusion of end W electrode direction; And buffer layer material not can with end W electrode and phase-change material generation chemical reaction; Thereby guaranteed the consistency of operation when device recycles, the reliability and the life-span of having improved device.
Description of drawings
Fig. 1~7th, phase-changing memory unit of the present invention prepares the process sketch map, wherein
Fig. 1 is a preparation conductive oxide transition zone sketch map on substrate;
Fig. 2 is preparation chalcogenide compound thin layer and a TiN film sketch map on the conductive oxide transition zone;
Fig. 3 is for forming TiN/ chalcogenide compound/conductive oxide transition zone column structure sketch map;
Fig. 4 is for covering SiO 2The cover layer sketch map;
Fig. 5 is at SiO 2Prepare column hole sketch map in the cover layer;
Fig. 6 is at SiO 2Preparation Al electrode layer sketch map on the cover layer;
Fig. 7 is for forming Al upper/lower electrode sketch map.
Mark explanation among the figure:
1 single crystalline Si sheet substrate
2 bottom electrode Ti/TiN/Al layers
3 W electrodes
4 SiO 2Adiabatic dielectric layer
5 conductive oxide transition zones
6 chalcogenide compound thin layers
7 TiN films
8 SiO 2Cover layer
9 Al electrode layers
Embodiment
Further specify practical implementation step of the present invention below in conjunction with accompanying drawing, for the convenience that illustrates, accompanying drawing is not proportionally drawn.
Embodiment one
A kind of phase-changing memory unit comprises hearth electrode and chalcogenide compound thin layer, also comprises the conductive oxide transition zone between hearth electrode and chalcogenide compound thin layer.Wherein, the fusing point of said conductive oxide buffer layer material is 600 ℃~2500 ℃; Thermal conductivity is 0.1~120W/mK.
The material of conductive oxide transition zone should have higher thermal stability, at the chalcogenide compound fusing point (like Ge 2Sb 2Te 5Fusing point~600 ℃) on still keep its thermal stability under the temperature conditions, promptly require this kind buffer layer material to have fusing point greater than chalcogenide compound.And in the temperature range between the fusing point of room temperature to chalcogenide compound, its fundamental property of the film of this kind material is that physical property (resistivity, film thickness, film roughness, thermal conductivity and specific heat etc.) does not have violent variation.Also be can be not under the temperature conditions of this kind material more than the fusing point of chalcogenide compound with chalcogenide compound in arbitrary element generation chemical reaction, have the ability of chalcogenide compound interior element that stop to the dielectric material diffusion.
And this kind material should have the thermal conductivity lower than hearth electrode (as lower than hearth electrode W (174W/mK)) or near the thermal conductivity of crystalline phase-change material (as near crystalline state Ge 2Sb 2Te 5Thermal conductivity~0.28W/mK), can heat be remained on phase-change material inside, cut down the consumption of energy thereby reach, improve the purpose of the heat efficiency.
The material of conductive oxide transition zone also should have preferably conductive characteristic can avoid introducing bigger electric capacity.
In addition, the material of conductive oxide transition zone also should be able to use any one preparation in sputtering method, evaporation, atomic layer deposition method, chemical vapour deposition technique, metallo-organic decomposition process or the laser assistant depositing method.
The material of said conductive oxide transition zone can comprise LaNiO 3, LaSrCoO 3, LaSrMnO 3, SrRuO 3, CaRuO 3One of them, or mix the SrTiO of Nb 3, be preferably LaNiO 3, its thickness is 2~10nm, specifically looks preparation condition and decides.
Referring to Fig. 1~7, the preparation method of said phase-changing memory unit comprises the steps:
(1) uses acetone and alcoholic solution successively, under the ultrasonic wave effect, cleaned substrate each 3 minutes; Toasted substrate afterwards 20 minutes, baking temperature is 120 ℃; On substrate, as shown in Figure 1 then, the method conductive oxide transition zone 5 of use magnetron sputtering, its thickness is 2~10nm, is preferably 5nm, base vacuum is 4 * 10 during sputter -6Torr, operating air pressure is 0.18Pa during sputter, the material of the conductive oxide transition zone 5 of preparation is LaNiO 3, its fusing point is 2150 ℃; Thermal conductivity is 10W/mK;
Described substrate comprises: single crystalline Si sheet 1, at lower electrode layer 2 that covers on the single crystalline Si sheet 1 and the SiO that on lower electrode layer 2, covers 2Adiabatic dielectric layer 4; Said SiO 2There is hole in the adiabatic dielectric layer 4; Comprise the column W electrode 3 that communicates with lower electrode layer 2 in the hole, W electrode 3 tops and SiO 2Adiabatic dielectric layer 4 tops are concordant.
(2) as shown in Figure 2, on conductive oxide transition zone 5, use the method for magnetron sputtering successively to deposit chalcogenide compound thin layer 6 and TiN film 7 respectively, thickness is respectively 200nm and 20nm; The material of the thin layer of chalcogenide compound described in the present embodiment 6 is that phase-change material is Ge 2Sb 2Te 5Or it is through one or both compounds that obtain after element modified among doping N, O, Si, Sn, Ag or the In; Base vacuum is 4 * 10 during sputter -6Torr, operating air pressure is respectively 0.16Pa and 0.40Pa during sputter, and sputtering power is respectively 200W and 400W;
(3) as shown in Figure 3; Use photoetching processes such as uv-exposure; Carve the square that the length of side is 3~5 μ m; Use method etching TiN film 7, chalcogenide compound thin layer 6 and the conductive oxide transition zone 5 of reactive ion etching; The TiN/ chalcogenide compound that formation is made up of TiN film 7, chalcogenide compound thin layer 6, conductive oxide transition zone 5/conductive oxide transition zone column structure, its cross section is the square of the length of side 3~5 μ m, the thin layer on W electrode 3 tops that this step will link to each other with the substrate hearth electrode simultaneously all etches away;
(4) as shown in Figure 4, on step (3) resulting structures, use the method for ultra vacuum electron beam evaporation to deposit one deck SiO again 2Film, thickness are 200nm, promptly form SiO 2Cover layer 8;
(5) as shown in Figure 5, use uv-exposure at SiO 2Make the square of the length of side 1~2 μ m on the cover layer by lithography, the square center that makes by lithography in this square center and the step (3) overlaps, and the method for using reactive ion etching is at SiO 2Etch the column hole in the cover layer 8; Etching depth is with till reaching TiN film 7 tops; Attention can not the transition etching; This will not make TiN film 7 or its underpart chalcogenide compound layer 6 by over etching and attenuate or cause surface roughening, the W electrode 3 top SiO that this step will link to each other with the substrate hearth electrode simultaneously 2Cover layer 8 etches away;
(6) as shown in Figure 6, and then use the method depositing Al electrode layer 9 of ultra vacuum electron beam evaporation above that, thickness is 300nm, makes Al get into SiO 2Cover layer 8 cylindrical holes contact with TiN is intact;
(7) last; Use uv-exposure on the Al electrode layer, to make the square of the length of side 30~50 μ m by lithography, the square center that makes by lithography in this square center and the step (5) overlaps, and toasts 20 minutes in 120 ℃; Adopt wet etching Al electrode layer 9 under the phosphoric acid medium effect of 65 ℃ of water-baths then; Drawn upper and lower electrode simultaneously, this has promptly accomplished the preparation of phase-changing memory unit, and is as shown in Figure 7.
In addition, can also heat-treat under given conditions, can improve film interface transition zone and chalcogenide compound; Released heat stress; Further reduce the possibility of element counterdiffusion, reduce the influence of change in volume in the chalcogenide compound thin film phase change process, thereby can guarantee the consistency that device is operated in recycling process; Improve the reliability of device work, and then improve its useful life.
Embodiment two
Adopt identical technical scheme with embodiment one, difference is the material of the conductive oxide transition zone of preparation in the step (1) is changed to LaSrCoO 3, LaSrMnO 3, SrRuO 3, CaRuO 3Deng material, or mix the SrTiO of Nb 3, also can reach identical technique effect.The fusing point of these conductive oxide materials is 600 ℃~2500 ℃; Thermal conductivity is 0.1~120W/mK.Wherein, these materials and preparation method thereof are those skilled in the art's known technology, and innovative point of the present invention is not these materials itself, so repeat no more at this.
Embodiment three
Adopt identical technical scheme with embodiment one, difference is the material of the chalcogenide compound thin layer described in the step (2) is replaced with Sb 2Te 3, Ge 1Sb 4Te 7Or Ge 1Sb 2Te 4In a kind of, or it is through one or both compounds that obtain after element modified among doping N, O, Si, Sn, Ag or the In.
Phase-changing memory unit in the foregoing description is used probe or lead extraction electrode, load power on signal, various performances that just can test cell.Test result is following:
Figure G2009100551484D00081
Can find out obviously that from embodiment the present invention mainly concentrates in conventional P CM structure, between phase transformation chalcogenide compound and end W electrode, implant the thick particular conductivity oxide transition zone of one deck 5nm.The conductive oxide transition zone all has good adhesive force with thin layer up and down; Do not have the thermal diffusion phenomenon to take place, and have, scatter and disappear in a large number through end heating W electrode thereby suppress heat effectively than the low thermal conductivity of end heating W electrode; Have the device of raising thermal effect, reduce the remarkable effect of power consumption.
Other process conditions that relate among the present invention are the common process condition, belong to the category that those skilled in the art are familiar with, and repeat no more at this.
The foregoing description is the unrestricted technical scheme of the present invention in order to explanation only.Any technical scheme that does not break away from spirit and scope of the invention all should be encompassed in the middle of the patent claim of the present invention.

Claims (9)

1.一种导电氧化物过渡层,应用于相变存储器,所述相变存储器包括底电极和硫系化合物薄膜层,其特征在于:所述导电氧化物过渡层位于底电极与硫系化合物薄膜层之间;所述导电氧化物过渡层的材料为具有导电特性的氧化物;所述导电氧化物过渡层的材料的熔点为600~2500℃,热导率为0.1~120W/mK;所述导电氧化物过渡层的材料包括LaNiO3、LaSrCoO3、LaSrMnO3、SrRuO3、CaRuO3其中之一,或掺Nb的SrTiO3;所述导电氧化物过渡层的厚度为2~10nm。1. A conductive oxide transition layer applied to a phase-change memory, the phase-change memory comprising a bottom electrode and a chalcogenide film layer, characterized in that: the conductive oxide transition layer is located between the bottom electrode and the chalcogenide film between layers; the material of the conductive oxide transition layer is an oxide with conductive properties; the melting point of the material of the conductive oxide transition layer is 600-2500°C, and the thermal conductivity is 0.1-120W/mK; the The material of the conductive oxide transition layer includes one of LaNiO 3 , LaSrCoO 3 , LaSrMnO 3 , SrRuO 3 , CaRuO 3 , or Nb-doped SrTiO 3 ; the thickness of the conductive oxide transition layer is 2-10 nm. 2.一种相变存储器单元,包括底电极和硫系化合物薄膜层,其特征在于:还包括位于底电极与硫系化合物薄膜层之间的导电氧化物过渡层;所述导电氧化物过渡层的材料包括LaNiO3、LaSrCoO3、LaSrMnO3、SrRuO3、CaRuO3其中之一,或掺Nb的SrTiO3,所述导电氧化物过渡层的厚度为2~10nm。2. A phase-change memory cell, comprising a bottom electrode and a chalcogenide compound thin film layer, characterized in that: it also includes a conductive oxide transition layer positioned between the bottom electrode and the chalcogenide compound thin film layer; the conductive oxide transition layer The material includes one of LaNiO 3 , LaSrCoO 3 , LaSrMnO 3 , SrRuO 3 , CaRuO 3 , or Nb-doped SrTiO 3 , and the thickness of the conductive oxide transition layer is 2-10 nm. 3.根据权利要求2所述的相变存储器单元,其特征在于:所述底电极为W电极。3. The phase change memory cell according to claim 2, wherein the bottom electrode is a W electrode. 4.一种相变存储器单元的制备方法,其特征在于,包括如下步骤:4. A preparation method of a phase-change memory unit, comprising the steps of: (1)使用丙酮与酒精溶液,在超声波作用下清洗衬底,然后在衬底上制备导电氧化物过渡层,其厚度为2~10nm;(1) Use acetone and alcohol solution to clean the substrate under the action of ultrasonic waves, and then prepare a conductive oxide transition layer on the substrate with a thickness of 2-10 nm; (2)在步骤(1)制备的导电氧化物过渡层上依次制备硫系化合物薄膜层与TiN薄膜;(2) sequentially preparing a chalcogenide film layer and a TiN film on the conductive oxide transition layer prepared in step (1); (3)使用微纳加工技术,形成由TiN薄膜、硫系化合物薄膜层、导电氧化物过渡层组成的柱状结构;(3) Use micro-nano processing technology to form a columnar structure composed of TiN film, chalcogenide film layer, and conductive oxide transition layer; (4)再在步骤(3)所得结构上制备一层SiO2覆盖层,使用微纳加工技术,在SiO2覆盖层内制备出柱状孔洞至TiN薄膜;(4) prepare one layer of SiO on the structure obtained in step (3) again Covering layer, use micro-nano processing technology, prepare columnar hole to TiN thin film in SiO in covering layer; (5)再在步骤(4)所得结构上制备Al电极层,使Al进入SiO2覆盖层内的柱状孔洞与TiN薄膜接触,使用微纳加工技术刻蚀Al电极层,引出上、下电极。(5) Prepare an Al electrode layer on the structure obtained in step (4), make Al enter the columnar holes in the SiO2 cover layer and contact the TiN film, use micro-nano processing technology to etch the Al electrode layer, and draw the upper and lower electrodes. 5.根据权利要求4所述的相变存储器单元的制备方法,其特征在于:所述导电氧化物过渡层、硫系化合物薄膜层、TiN薄膜、SiO2覆盖层和Al电极层的制备方法包括:溅射法、蒸发法、原子层沉积法、化学气相沉积法、金属有机物热分解法和激光辅助沉积法。5. the preparation method of phase-change memory unit according to claim 4 is characterized in that: the preparation method of described conductive oxide transition layer, chalcogenide film layer, TiN thin film, SiO2 covering layer and Al electrode layer comprises : sputtering method, evaporation method, atomic layer deposition method, chemical vapor deposition method, metal organic compound thermal decomposition method and laser assisted deposition method. 6.根据权利要求4所述的相变存储器单元的制备方法,其特征在于:所述的微纳加工技术包括紫外曝光、显影、剥离法及反应离子刻蚀。6 . The method for preparing a phase-change memory unit according to claim 4 , wherein the micro-nano-fabrication technology includes ultraviolet exposure, development, lift-off method and reactive ion etching. 7 . 7.根据权利要求4所述的相变存储器单元的制备方法,其特征在于:所述的衬底包括:单晶Si片、在单晶Si片上覆盖的下电极层、在下电极层上覆盖的SiO2绝热介质层;所述SiO2绝热介质层中存在孔洞;孔洞中包含与下电极层相通的柱状W电极,W电极顶部与SiO2绝热介质层顶部平齐。7. The preparation method of the phase-change memory unit according to claim 4, characterized in that: the substrate comprises: a single crystal Si slice, a lower electrode layer covered on the single crystal Si slice, a lower electrode layer covered on the lower electrode layer SiO2 heat-insulating medium layer; there are holes in the SiO2 heat-insulating medium layer; the hole contains a columnar W electrode communicating with the lower electrode layer, and the top of the W electrode is flush with the top of the SiO2 heat-insulating medium layer. 8.根据权利要求4所述的相变存储器单元的制备方法,其特征在于:所述导电氧化物过渡层的材料包括LaNiO3、LaSrCoO3、LaSrMnO3、SrRuO3、CaRuO3其中之一,或掺Nb的SrTiO38. The method for preparing a phase-change memory cell according to claim 4, wherein the material of the conductive oxide transition layer includes one of LaNiO 3 , LaSrCoO 3 , LaSrMnO 3 , SrRuO 3 , and CaRuO 3 , or Nb-doped SrTiO 3 . 9.根据权利要求4所述的相变存储器单元的制备方法,其特征在于:所述的硫系化合物薄膜层的材料包括Sb2Te3、Ge1Sb4Te7、Ge1Sb2Te4或Ge2Sb2Te5中的一种,或其通过掺杂N、O、Si、Sn、Ag或In中一种或两种元素改性后得到的化合物。9. The method for preparing a phase-change memory cell according to claim 4, characterized in that: the material of the chalcogenide film layer comprises Sb 2 Te 3 , Ge 1 Sb 4 Te 7 , Ge 1 Sb 2 Te 4 Or one of Ge 2 Sb 2 Te 5 , or a compound obtained by modifying one or two elements of N, O, Si, Sn, Ag or In.
CN200910055148A 2009-07-21 2009-07-21 Conductive oxide transition layer and phase-changing memory unit with same Active CN101615655B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN200910055148A CN101615655B (en) 2009-07-21 2009-07-21 Conductive oxide transition layer and phase-changing memory unit with same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200910055148A CN101615655B (en) 2009-07-21 2009-07-21 Conductive oxide transition layer and phase-changing memory unit with same

Publications (2)

Publication Number Publication Date
CN101615655A CN101615655A (en) 2009-12-30
CN101615655B true CN101615655B (en) 2012-09-05

Family

ID=41495170

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200910055148A Active CN101615655B (en) 2009-07-21 2009-07-21 Conductive oxide transition layer and phase-changing memory unit with same

Country Status (1)

Country Link
CN (1) CN101615655B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101834273B (en) * 2010-01-28 2012-07-04 中国科学院上海微系统与信息技术研究所 Unit structure for reducing power consumption of phase-change memory and preparation method thereof
CN102456735B (en) * 2010-10-27 2013-11-13 中国科学院微电子研究所 Semiconductor device manufacturing method
CN102637823B (en) * 2012-05-16 2014-03-26 中国科学院上海微系统与信息技术研究所 Limited electrode structure for low-power-consumption phase change memory and preparation method thereof
CN105322090B (en) * 2014-06-13 2018-09-25 中国科学院上海微系统与信息技术研究所 A kind of memory and preparation method thereof
CN104124337A (en) * 2014-07-15 2014-10-29 中国科学院上海微系统与信息技术研究所 Method for manufacturing phase change memory unit
CN112921288B (en) * 2021-01-25 2023-04-07 齐鲁工业大学 Preparation of high-energy-storage-density BaTiO 3 Ferroelectric thin film method, product and application thereof
CN113072915B (en) * 2021-03-24 2022-03-11 华中科技大学 Sb based on oxygen doping2Te3Phase change material, phase change memory and preparation method

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101005056A (en) * 2001-11-19 2007-07-25 微米技术有限公司 Electrode structure for use in an integrated circuit
CN101226990A (en) * 2008-02-04 2008-07-23 中国科学院上海微系统与信息技术研究所 Oxide thermal insulation layer for reducing power consumption of phase-change memory cells and implementation method
CN101226989A (en) * 2008-01-22 2008-07-23 中国科学院上海微系统与信息技术研究所 Transition layer for phase change memory

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101005056A (en) * 2001-11-19 2007-07-25 微米技术有限公司 Electrode structure for use in an integrated circuit
CN101226989A (en) * 2008-01-22 2008-07-23 中国科学院上海微系统与信息技术研究所 Transition layer for phase change memory
CN101226990A (en) * 2008-02-04 2008-07-23 中国科学院上海微系统与信息技术研究所 Oxide thermal insulation layer for reducing power consumption of phase-change memory cells and implementation method

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JP特开昭54-85394A 1979.07.06

Also Published As

Publication number Publication date
CN101615655A (en) 2009-12-30

Similar Documents

Publication Publication Date Title
CN101615655B (en) Conductive oxide transition layer and phase-changing memory unit with same
CN101752497B (en) Phase-change storage unit with low power consumption and high stability and preparation method thereof
CN101572291B (en) A memory cell structure for realizing multi-level storage and its manufacturing method
CN101226990A (en) Oxide thermal insulation layer for reducing power consumption of phase-change memory cells and implementation method
WO2021003904A1 (en) Phase change memory and manufacturing method thereof
WO2014121618A1 (en) High-reliability non-volatile memory and preparation method therefor
CN100555700C (en) A kind of structure that improves reliability of phase-change memory storage unit and preparation method thereof
CN102270739A (en) A resistive variable memory cell containing a fast switching device and its preparation method
CN103682089A (en) High-speed, high-density and lower power consumption phase-change memory unit and preparation method thereof
CN107359238A (en) The nano combined phase-change thin films of high-speed low-power-consumption Ti Ge Sb and its preparation and application
CN103311435A (en) Resistance random access memory based on vanadium oxide/aluminum oxide laminated structure and manufacturing method thereof
CN101436570A (en) Method for preparing phase-change memory
CN101101962A (en) Gallium-adulterated Ga3Sb8Te1 phase change memory unit and its making method
CN101931049B (en) Anti-fatigue phase change storage unit with low power consumption and preparation method thereof
CN102097585A (en) Preparation method of quasi-edge contact nano phase-change memory cell
CN100553005C (en) Heating layer and device manufacturing method for reducing power consumption of phase change memory device unit
CN101504969B (en) Production method for phase change memory with novel electrode structure
CN108666419B (en) Complementary resistive random access memory based on GeTe and preparation method thereof
CN100356606C (en) Method for the manufacture of nanometer magnitude unit device in phase-change storage
CN215578613U (en) A resistive memory with a planar crisscross array structure
CN103531710B (en) A kind of high-speed low-power-consumption phase change memory unit and preparation method thereof
CN102522500B (en) A kind of preparation method of phase-change random access memory array
CN101867016A (en) A Resistive Memory Based on Metal, ZnO and Heavily Doped Silicon Structure
CN104051623B (en) The preparation method of multidigit high integration vertical stratification memorizer
CN101335327B (en) Method for controlling volume change of phase-change material or phase-change memory unit and corresponding structure

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant