CN101609422A - Main board debug card - Google Patents
Main board debug card Download PDFInfo
- Publication number
- CN101609422A CN101609422A CNA2008101271293A CN200810127129A CN101609422A CN 101609422 A CN101609422 A CN 101609422A CN A2008101271293 A CNA2008101271293 A CN A2008101271293A CN 200810127129 A CN200810127129 A CN 200810127129A CN 101609422 A CN101609422 A CN 101609422A
- Authority
- CN
- China
- Prior art keywords
- debug
- main board
- control module
- card
- electrically coupled
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The invention relates to a kind of main board debug card, it comprises low pin count interface, decoding unit and display unit.Low pin count interface is electrically coupled to computer motherboard to obtain the debug message from computer motherboard.Decoding unit is electrically coupled to low pin count interface so that the debug message is decoded.Display unit is electrically coupled to decoding unit to show the debug message.Main board debug card of the present invention has advantage of low manufacturing cost.
Description
Technical field
The present invention relates to a kind of main board debug card, particularly relate to a kind of multi-functional main board debug card that is used for the computer motherboard debug.
Background technology
In calculator system, central processing unit by the various buses that are provided with on the mainboard (as industrial standard architectures (Industrial Standard Architecture, ISA), peripheral assembly connects (Peripheral Component Interconnect, PCI) reach low pin count (Low Pin Count, LPC) bus-bar etc.), data are sent to peripherals, and corresponding peripheral device can be obtained these data according to default pattern.
In the initialization procedure of computer system, be exactly by the way initialized result to be sent to a specific message display device.When central processing unit passes through Basic Input or Output System (BIOS) (BasicInput and Output System, BIOS) during initialization, computer system selftest (the Power On Self Test that can start shooting, POST) move one section POST test patterns, and test result (being the debug message) will be sent to all buses behind the every operation one POST sign indicating number of central processing unit, as ISA, PCI, LPC or the like.
At this moment, the developer can be coupled to above-mentioned bus by Debug Card (Debug Card), thereby obtains the debug message, this debugging information is decoded and is shown on the display module of this Debug Card, thereby make the developer can learn test case.
Present Debug Card generally all is to adopt ISA or pci interface to be electrically coupled to computer motherboard, and the ISA interface almost is eliminated, and the required pin count of pci interface is more, and the complexity and the cost that make Debug Card make are very high.And traditional Debug Card generally do not have the function that single step is carried out and fixed point is carried out, and makes the user can't determine cutting off a little of POST sign indicating number because the execution speed of POST sign indicating number is too fast, caused the inconvenience of using.
This shows that above-mentioned existing main board debug card obviously still has inconvenience and defective, and demands urgently further being improved in structure and use.In order to solve the problem of above-mentioned existence, relevant manufacturer there's no one who doesn't or isn't seeks solution painstakingly, but do not see always that for a long time suitable design finished by development, and common product does not have appropriate structure to address the above problem, this obviously is the problem that the anxious desire of relevant dealer solves.Therefore how to found a kind of main board debug card of new structure, real one of the current important research and development problem that belongs to, also becoming the current industry utmost point needs improved target.
Because the defective that above-mentioned existing main board debug card exists, the inventor is based on being engaged in this type of product design manufacturing abundant for many years practical experience and professional knowledge, and the utilization of cooperation scientific principle, actively studied innovation, in the hope of founding a kind of main board debug card of new structure, can improve general existing main board debug card, make it have more practicality.Through constantly research, design, and, create the present invention who has practical value finally through after studying sample and improvement repeatedly.
Summary of the invention
Fundamental purpose of the present invention is, overcomes the defective that existing main board debug card exists, and a kind of main board debug card of new structure is provided, and technical matters to be solved provides a kind of lower-cost main board debug card, is very suitable for practicality.
Another object of the present invention is to, a kind of main board debug card of new structure is provided, be suitable for practicality more thereby technical matters to be solved provides a kind of main board debug card easy to use, and have the value on the industry.
The object of the invention to solve the technical problems realizes by the following technical solutions.According to a kind of main board debug card that the present invention proposes, it comprises: a low pin count interface is electrically coupled to a computer motherboard to obtain the debug message from this computer motherboard; One decoding unit is electrically coupled to this low pin count interface so that this debug message is decoded; And a display unit, be electrically coupled to this decoding unit to show the debug message of this process decoding.
The object of the invention to solve the technical problems also can be applied to the following technical measures to achieve further.
Aforesaid main board debug card wherein more comprises a control module that is electrically coupled to this low pin count interface, and this control module is used for the debug mode of this main board debug card is selected.
Aforesaid main board debug card, the debug mode of wherein said main board debug card comprise general debug mode, debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed.
Aforesaid main board debug card, wherein said control module comprises: a counting circuit, when being used for this main board debug card and running at a slow speed debug mode the time is counted.
Aforesaid main board debug card comprises further that wherein a fixed point that is electrically coupled to this control module is provided with module, and this fixed point is provided with module in order to set an address.
Aforesaid main board debug card, wherein said control module comprises: a comparator circuit is used for this main board debug card and runs on fixed point and this debug message and this address of setting are in advance compared during debug mode.
Aforesaid main board debug card wherein further comprises a manual debug button that is electrically coupled to this control module, and this manual debug button can send a trigger pip when being pressed.
Aforesaid main board debug card, wherein said control module comprises: a circuit for detecting, when being used for this main board debug card and running on the step-by-step debugging pattern this trigger pip is detected, and when detecting this trigger pip, made this main board debug card carry out debug operation.
Aforesaid main board debug card wherein more comprises a functional select switch that is electrically coupled to this control module, and this functional select switch is in order to set the debug mode of this main board debug card.
The object of the invention to solve the technical problems also realizes by the following technical solutions.A kind of main board debug card according to the present invention's proposition, it provides a plurality of debug modes to select for the user, those debug modes comprise general debug mode, debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed, this main board debug card comprises: a connecting interface is electrically coupled to a computer motherboard to obtain the debug message from this computer motherboard; One decoding unit is electrically coupled to this connecting interface so that this debug message is decoded; One display unit is electrically coupled to this decoding unit to show the debug message of this process decoding; And a control module, be electrically coupled to this connecting interface so that debug mode is selected.
The object of the invention to solve the technical problems also can be applied to the following technical measures to achieve further.
Aforesaid main board debug card, wherein said connecting interface are a low pin count interface.
Aforesaid main board debug card, wherein said control module comprises: a counting circuit, when being used for this main board debug card and running at a slow speed debug mode the time is counted.
Aforesaid main board debug card comprises further that wherein a fixed point that is electrically coupled to this control module is provided with module, and this fixed point is provided with module in order to set an address.
Aforesaid main board debug card, wherein said control module comprises: a comparator circuit is used for this main board debug card and runs on fixed point and this debug message and this address of setting are in advance compared during debug mode.
Aforesaid main board debug card wherein further comprises a manual debug button that is electrically coupled to this control module, and this manual debug button can send a trigger pip when being pressed.
Aforesaid main board debug card, wherein said control module comprises: a circuit for detecting, when being used for this main board debug card and running on the step-by-step debugging pattern this trigger pip is detected, and when detecting this trigger pip, made this main board debug card carry out debug operation.
Aforesaid main board debug card wherein further comprises a functional select switch that is electrically coupled to this control module, and it is used for the user debug mode is set.
The present invention compared with prior art has tangible advantage and beneficial effect.By above technical scheme as can be known, major technique of the present invention thes contents are as follows:
For reaching above-mentioned purpose, the invention provides a kind of main board debug card, it comprises low pin count interface, decoding unit and display unit.Low pin count interface is coupled to computer motherboard, and it is used for obtaining debugging information from computer motherboard.Decoding unit is coupled to low pin count interface so that aforesaid debug message is decoded.Display unit then is coupled to decoding unit to show the debug message through decoding.
In addition, for achieving the above object, the present invention also proposes a kind of main board debug card in addition, and its debug mode comprises general debug mode, debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed.This main board debug card comprises: connecting interface, decoding unit, display unit and control module.Wherein, connecting interface is coupled to computer motherboard so that obtain debugging information from computer motherboard.Decoding unit is coupled to connecting interface so that this debug message is decoded.Display unit is coupled to decoding unit to show the debug message through decoding.Control module is then selected in order to the debug mode to main board debug card.
By technique scheme, main board debug card of the present invention has following advantage and beneficial effect at least:
Owing to the interface that above-mentioned first kind of main board debug card adopts low pin count interface conduct and mainboard to carry out data communication, therefore when having less pin, also reduced the manufacturing complexity and the cost of main board debug card.In addition, above-mentioned second kind of main board debug card also has general debug mode, various modes such as debug mode, step-by-step debugging pattern and fixed point debug mode can be selected for the user at a slow speed, and are user-friendly.
In sum, the present invention has above-mentioned advantage and practical value, no matter it all has bigger improvement on product structure or function, obvious improvement is arranged technically, and produced handy and practical effect, and more existing main board debug card has the outstanding effect of enhancement, thus be suitable for practicality more, and have the extensive value of industry, really be a new and innovative, progressive, practical new design.
Above-mentioned explanation only is the general introduction of technical solution of the present invention, for can clearer understanding technological means of the present invention, and can be implemented according to the content of instructions, and for above-mentioned and other purposes, feature and advantage of the present invention can be become apparent, below especially exemplified by preferred embodiment, and conjunction with figs., be described in detail as follows.
Description of drawings
Fig. 1 is the circuit block diagram of main board debug card according to an embodiment of the invention.
Fig. 2 is the floor map of main board debug card according to an embodiment of the invention.
Fig. 3 is the circuit block diagram of main board debug card according to another embodiment of the present invention.
10,10a: main board debug card 20: control module
30:LPC interface 40: decoding unit
50: display unit 60: functional select switch
70: fixed point is provided with module 80: manual debug button
90: mainboard 21: counting circuit
22: comparator circuit 23: circuit for detecting
Embodiment
Reach technological means and the effect that predetermined goal of the invention is taked for further setting forth the present invention, below in conjunction with accompanying drawing and preferred embodiment, to its embodiment of main board debug card, structure, feature and the effect thereof that foundation the present invention proposes, describe in detail as after.
Relevant aforementioned and other technology contents, characteristics and effect of the present invention can be known to present in the detailed description of graphic preferred embodiment is consulted in following cooperation.By the explanation of embodiment, when can being to reach technological means that predetermined purpose takes and effect to get one more deeply and concrete understanding to the present invention, yet appended graphic only provide with reference to the usefulness of explanation, be not to be used for the present invention is limited.
See also shown in Figure 1ly, it is the circuit block diagram of the main board debug card of an embodiment of the present invention.In the present embodiment, main board debug card 10 comprises control module 20, low pin count (Low Pin Count, LPC) interface 30, decoding unit 40 and display unit 50.Main board debug card 10 mainboard 90 by LPC interface 30 and computing machine is electric property coupling mutually, to pass through the debug message of mainboard 90 receiving systems.Decoding unit 40 and LPC interface 30 is electric property coupling mutually, and it is used for the debug message that LPC interface 30 receives is decoded.Display unit 50 and decoding unit 40 be electric property coupling mutually, and it is used for decoding unit 40 decoded debug results are shown, and checks for the user.Control module 20 is electrically coupled to LPC interface 30, and it comprises counting circuit 21, comparator circuit 22 and circuit for detecting 23.Control module 20 is used for the debug mode of main board debug card 10 is selected and controlled.Wherein, alternative debug mode comprises general debug mode, various modes such as debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed.
Except said elements, main board debug card 10 can further include that functional select switch 60, the fixed point of electric property coupling are provided with module 70 and manual debug button 80 mutually with control module 20.See also shown in Figure 2ly, it is the floor map of main board debug card 10 shown in Figure 1.In the present embodiment, functional select switch 60 is a two-position switch (as shown in Figure 2 switch FS1 and FS2), and the user can be by the state of configuration switch FS1 and FS2 to select the debug mode of Debug Card 10.It then is one eight bit switch in the present embodiment that fixed point is provided with module 70, and the user can come the address of wanting debug is provided with by the state of each switch of control.Manually debug button 80 can be used for the usefulness that the user carries out the step-by-step debugging operation.LPC interface 30 comprises 7 pin LFRAM#, LCLK, LRESET#, LAD0, LAD1, LAD2 and LAD3.Control module 20 can be a complicated programmable logic element (Complex Programmable Logic Device, CPLD), the aforementioned counting circuit of carrying 21, comparator circuit 22 and circuit for detecting 23 etc. then burning in this CPLD.
Next will describe the switching of aforementioned each switch and an embodiment of relative function selecting in detail.In this embodiment, when the state of switch FS1 and FS2 all for closing (turn off), that is when the state of functional select switch 60 is " 00 ", control module 20 will make main board debug card 10 enter general debug mode.At this moment, display unit 50 can show the debug message that main board debug card 10 is received with the frequency of 33MHZ.
Under another situation, when the state of switch FS1 be close and the state of switch FS2 for opening (turn on), that is when the state of functional select switch 60 is " 01 ", control module 20 will make main board debug card 10 enter debug mode at a slow speed.At this moment, 21 pairs of times of counting circuit count.By the setting of count value, counting circuit 21 can be controlled display unit 50 and show the debug message that main board debug card 10 is received with the frequency of being wanted (as 1HZ).So can avoid causing the user not know its real implementation and producing the situation of erroneous judgement because interruption code is beated too soon.
Under another situation, when the state of switch FS1 for open and the state of switch FS2 for closing, when promptly the state of functional select switch 60 is " 10 ", control module 20 will make main board debug card 10 enter the fixed point debug mode.At this moment, the user can be provided with module 70 by fixed point and set an address that will begin to check the debug step.Comparator circuit 22 in the control module 20 will compare with the previous address of setting by the debug message that LPC interface 30 is read, if comprise the address that had before configured in the debug message that is read, then control module 20 can make main board debug card 10 temporarily stop the debug operation, and existing result is presented on the display unit 50.
Under another situation, when the state of switch FS1 and FS2 all is to open, that is when the state of functional select switch 60 is " 11 ", control module 20 will make main board debug card 10 enter the step-by-step debugging pattern.At this moment, the circuit for detecting 23 of control module 20 will begin to detect the trigger pip of manual debug button 80.In other words, when the state of functional select switch 60 is " 11 ", be pressed once detect manual debug button 80, main board debug card 10 will carry out debug operation, and shows the debug message that receives on display unit 50.This debug message will remain to manual debug button 80 always and be pressed once more.Under this manual debug mode, the user can come to control step by step the carrying out of debug according to the needs of self, by this with the clearer debug message of learning that each debug step is produced, guarantees that the debug step is to carry out under the mode of anticipation originally.
It should be noted that aforesaid various debug modes can single employing also can mix use.The utilization combination of various debug modes is too numerous to enumerate, do not outline one by one at this, it is as follows to take a single example: the user can be set in the fixed point debug mode with main board debug card 10 earlier, and uses debug mode or manually debug mode at a slow speed instead after the debug operation arrives predefined address.Can directly skip thus and confirm no problem part, and be primarily focused on the debug step that finishes still unconfirmed.
In addition, so known to the technical field person, each electronic component is not the arrangement as only can be as shown in Figure 1.In other words, the actual position that is provided with of each electronic component can change to some extent.For instance, in main board debug card 10a the inside as shown in Figure 3, LPC interface 30 is set among the control module 20 equally with decoding unit 40; And in the another kind design, can only LPC interface 30 or decoding unit 40 wherein one be arranged in the control module 20; Perhaps also can make counting circuit 21, comparator circuit 22, circuit for detecting 23 etc. be arranged at the circuit of control module 20 inside originally, be arranged at outside the control module 20 instead.In fact adopt any design can't have influence on actual techniques content of the present invention, the deviser is when looking the entity demand of main board debug card voluntarily to carry out corresponding adjustment.
Because the interface that main board debug card of the present invention can adopt conduct of LPC interface and mainboard to carry out data communication on the one hand, 7 pins of its need get final product, and have therefore reduced the manufacturing complexity and the cost of main board debug card.And, main board debug card of the present invention also can provide as debug mode, various modes such as debug mode, step-by-step debugging pattern and fixed point debug mode are selected for the user at a slow speed, so can be user-friendly.
The above, it only is preferred embodiment of the present invention, be not that the present invention is done any pro forma restriction, though the present invention discloses as above with preferred embodiment, yet be not in order to limit the present invention, any those skilled in the art, in not breaking away from the technical solution of the present invention scope, when the technology contents that can utilize above-mentioned announcement is made a little change or is modified to the equivalent embodiment of equivalent variations, in every case be the content that does not break away from technical solution of the present invention, according to technical spirit of the present invention to any simple modification that above embodiment did, equivalent variations and modification all still belong in the scope of technical solution of the present invention.
Claims (17)
1. main board debug card is characterized in that it comprises:
One low pin count interface is electrically coupled to a computer motherboard to obtain the debug message from this computer motherboard;
One decoding unit is electrically coupled to this low pin count interface so that this debug message is decoded; And
One display unit is electrically coupled to this decoding unit to show the debug message of this process decoding.
2. main board debug card according to claim 1 wherein more comprises a control module that is electrically coupled to this low pin count interface, and this control module is used for the debug mode of this main board debug card is selected.
3. main board debug card according to claim 2, the debug mode that it is characterized in that wherein said main board debug card comprise general debug mode, debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed.
4. main board debug card according to claim 3 is characterized in that wherein said control module comprises:
One counting circuit is counted the time when being used for this main board debug card and running at a slow speed debug mode.
5. main board debug card according to claim 3 comprises further that wherein a fixed point that is electrically coupled to this control module is provided with module, and this fixed point is provided with module in order to set an address.
6. main board debug card according to claim 5 is characterized in that wherein said control module comprises:
One comparator circuit is used for this main board debug card and runs on fixed point and this debug message and this address of setting are in advance compared during debug mode.
7. main board debug card according to claim 3 wherein further comprises a manual debug button that is electrically coupled to this control module, and this manual debug button can send a trigger pip when being pressed.
8. main board debug card according to claim 7 is characterized in that wherein said control module comprises:
One circuit for detecting is detected this trigger pip when being used for this main board debug card and running on the step-by-step debugging pattern, and makes this main board debug card carry out debug operation when detecting this trigger pip.
9. main board debug card according to claim 2 wherein more comprises a functional select switch that is electrically coupled to this control module, and this functional select switch is in order to set the debug mode of this main board debug card.
10. main board debug card, it provides a plurality of debug modes to select for the user, and these debug modes comprise general debug mode, debug mode, step-by-step debugging pattern and fixed point debug mode at a slow speed, and this main board debug card comprises:
One connecting interface is electrically coupled to a computer motherboard to obtain the debug message from this computer motherboard;
One decoding unit is electrically coupled to this connecting interface so that this debug message is decoded;
One display unit is electrically coupled to this decoding unit to show the debug message of this process decoding; And
One control module is electrically coupled to this connecting interface so that debug mode is selected.
11. main board debug card according to claim 10 is characterized in that wherein said connecting interface is a low pin count interface.
12. main board debug card according to claim 10 is characterized in that wherein said control module comprises:
One counting circuit is counted the time when being used for this main board debug card and running at a slow speed debug mode.
13. main board debug card according to claim 10 comprises further that wherein a fixed point that is electrically coupled to this control module is provided with module, this fixed point is provided with module in order to set an address.
14. main board debug card according to claim 13 is characterized in that wherein said control module comprises:
One comparator circuit is used for this main board debug card and runs on fixed point and this debug message and this address of setting are in advance compared during debug mode.
15. main board debug card according to claim 10 wherein further comprises a manual debug button that is electrically coupled to this control module, this manual debug button can send a trigger pip when being pressed.
16. main board debug card according to claim 15 is characterized in that wherein said control module comprises:
One circuit for detecting is detected this trigger pip when being used for this main board debug card and running on the step-by-step debugging pattern, and makes this main board debug card carry out debug operation when detecting this trigger pip.
17. main board debug card according to claim 10 wherein further comprises a functional select switch that is electrically coupled to this control module, it is used for the user debug mode is set.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810127129 CN101609422B (en) | 2008-06-19 | 2008-06-19 | Main board debug card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200810127129 CN101609422B (en) | 2008-06-19 | 2008-06-19 | Main board debug card |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101609422A true CN101609422A (en) | 2009-12-23 |
| CN101609422B CN101609422B (en) | 2013-07-17 |
Family
ID=41483181
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200810127129 Expired - Fee Related CN101609422B (en) | 2008-06-19 | 2008-06-19 | Main board debug card |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101609422B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102831039A (en) * | 2011-06-13 | 2012-12-19 | 精英电脑股份有限公司 | Debug card for detecting records of storage motherboard |
| CN104050046A (en) * | 2013-03-12 | 2014-09-17 | 瑞传科技股份有限公司 | Modularized computer debugging card structure and control system of modularized computer debugging card structure |
| CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622042A (en) * | 2003-11-26 | 2005-06-01 | 神达电脑股份有限公司 | Computer bus cycle single step interruption debugging device and method |
| CN1983204A (en) * | 2005-12-15 | 2007-06-20 | 英业达股份有限公司 | Device and method for correcting and repairing BIOS function by LPC interface |
| CN200972647Y (en) * | 2006-08-03 | 2007-11-07 | 纬创资通股份有限公司 | De-error card with PCI Express interface |
| US20070294055A1 (en) * | 2006-06-16 | 2007-12-20 | Via Technologies, Inc. | Debug device for detecting bus transmission and method thereof |
-
2008
- 2008-06-19 CN CN 200810127129 patent/CN101609422B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1622042A (en) * | 2003-11-26 | 2005-06-01 | 神达电脑股份有限公司 | Computer bus cycle single step interruption debugging device and method |
| CN1983204A (en) * | 2005-12-15 | 2007-06-20 | 英业达股份有限公司 | Device and method for correcting and repairing BIOS function by LPC interface |
| US20070294055A1 (en) * | 2006-06-16 | 2007-12-20 | Via Technologies, Inc. | Debug device for detecting bus transmission and method thereof |
| CN200972647Y (en) * | 2006-08-03 | 2007-11-07 | 纬创资通股份有限公司 | De-error card with PCI Express interface |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102831039A (en) * | 2011-06-13 | 2012-12-19 | 精英电脑股份有限公司 | Debug card for detecting records of storage motherboard |
| CN104050046A (en) * | 2013-03-12 | 2014-09-17 | 瑞传科技股份有限公司 | Modularized computer debugging card structure and control system of modularized computer debugging card structure |
| CN104182309A (en) * | 2013-05-23 | 2014-12-03 | 英业达科技有限公司 | Debugging device and debugging method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101609422B (en) | 2013-07-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9684578B2 (en) | Embedded universal serial bus (USB) debug (EUD) for multi-interfaced debugging in electronic systems | |
| KR20170028995A (en) | LOW POWER DEBUG ARCHITECTURE FOR SYSTEM-ON-CHIPS (SOCs) AND SYSTEMS | |
| CN107908582A (en) | Serial ports switching device and storage device | |
| US20100088547A1 (en) | Computer motherboard and power-on self-test method thereof | |
| CN204789908U (en) | Circuit board automatic test system based on labVIEW | |
| US20130283066A1 (en) | Test system for reset and power on or off of computer | |
| CN101609422B (en) | Main board debug card | |
| CN106771967A (en) | Core board test device and method | |
| US20040163012A1 (en) | Multiprocessor system capable of efficiently debugging processors | |
| US9891282B2 (en) | Chip fabric interconnect quality on silicon | |
| CN112067978A (en) | FPGA screening test system and method based on FPGA | |
| US20090210566A1 (en) | Multi-chip digital system signal identification apparatus | |
| CN212112452U (en) | Debugging card | |
| CN113533942B (en) | Chip testing system and method | |
| CN102520344B (en) | Boundary scanning module and boundary scanning system for smart card testing | |
| CN101989219B (en) | Hardware fault detection debugging code information output method, device and system | |
| CN105929818B (en) | Microcontroller SOC built-in IO maps testing arrangement | |
| CN203232092U (en) | PCB voltage test circuit and tool | |
| US20120197581A1 (en) | Memory device with internal measurement of functional parameters | |
| CN202067256U (en) | Connecting structure of Debug card | |
| CN213814410U (en) | Frequency converter control panel test equipment, system and electronic device | |
| CN213302377U (en) | Keyboard simulation device | |
| Shi et al. | Design and realization of general matrix keyboard based on STM32 | |
| CN1622048A (en) | Method and apparatus for displaying computer system debugging result | |
| US7716533B2 (en) | System and method for trapping bus cycles |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| ASS | Succession or assignment of patent right |
Free format text: FORMER OWNER: UNIVERSAL SCIENTIFIC INDUSTRIAL CO. TD. |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201203 NO.1558, ZHANGDONG ROAD, CHANYE DISTRICT, JICHENGDIAN ROAD, ZHANGJIANG HI-TECH PARK, SHANGHAI CITY, CHINA TO: 201203 NO.1558, ZHANGDONG ROAD, INTEGRATED CIRCUIT INDUSTRY DISTRICT, ZHANGJIANG HIGH-TECH PARK, SHANGHAI CITY |
|
| TA01 | Transfer of patent application right |
Effective date of registration: 20100430 Address after: Zhangjiang hi tech park integrated circuit industry Zhang Road 201203 Shanghai City No. 1558 Applicant after: Huanxu Electronics Co., Ltd. Address before: 201203, Zhangjiang hi tech park, Shanghai, China integrated circuit Industrial Zone, No. 1558 East Cheung Road Applicant before: Huanxu Electronics Co., Ltd. Co-applicant before: Huanlong Electric Co., Ltd. |
|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130717 Termination date: 20180619 |