CN101527283A - Manufacturing method of TFT array substrate - Google Patents
Manufacturing method of TFT array substrate Download PDFInfo
- Publication number
- CN101527283A CN101527283A CN200910049779A CN200910049779A CN101527283A CN 101527283 A CN101527283 A CN 101527283A CN 200910049779 A CN200910049779 A CN 200910049779A CN 200910049779 A CN200910049779 A CN 200910049779A CN 101527283 A CN101527283 A CN 101527283A
- Authority
- CN
- China
- Prior art keywords
- layer
- light shield
- electrode
- substrate
- tft array
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Abstract
The invention relates to a manufacturing method of a TFT array substrate. The manufacturing method comprises the following steps: forming an insulating layer with a silk screen before procedure of a third-pass photo-mask, covering data lines and source-drain electrode areas by the insulating layer, then forming contact holes of a grid bonding pad by virtue of the third-pass photo mask, and finally forming pixel electrodes by means of a fourth-pass photo mask. In the manufacturing method of a TFT array substrate, the contact holes of the grid bonding pad are only required to be formed in the third-pass photo mask, thus simplifying the procedure of the third-pass photo mask, lowering cost and improving yield.
Description
Technical field
The present invention relates to a kind of manufacture method of semiconductor element, relate in particular to the tft array substrate manufacture method.
Background technology
Present LCD is a main flow with Thin Film Transistor-LCD (TFT LCD) mainly, the general structure of TFT LCD (ThinFilm Transistor Liquid Crystal Display) is to have tft array substrate respect to one another and color membrane substrates, wadding is set keeping the box gap between two substrates, and between this box gap filling liquid crystal.
The tft array substrate of volume production needs four-wheel light shield operation mostly at least at present.Fig. 1 is the plane graph of the prior art tft array substrate of employing four road light shield operations manufacturings, and Fig. 2 is the A-A ' along Fig. 1, the sectional view of B-B ' line drawing.Shown in seeing figures.1.and.2, the array base palte of prior art is formed with grid line intersected with each other 11 and data wire 52 on substrate 1, and grid line 11 forms TFT 91 with the zone of intersection of data wire 52.TFT 91 comprises grid 10, source electrode 51 and drains 50.Described grid 10 is formed on the first metal layer that directly contacts with substrate 1, is coated with gate insulation layer 20, semiconductor layer 30, ohmic contact 40, source electrode 51, drain electrode 50 and passivation layer 60 on grid 10 successively.Grid 10 is connected to grid line 11, and source electrode 51 is connected to data wire 52.Form pixel electrode 78 in the pixel region that is limited by grid 10 and data wire 52 intersections, described pixel electrode 78 links to each other by the drain electrode 50 of contact hole 70 and TFT 91.
Describe the tft array substrate manufacture method of the liquid crystal panel that adopts four road light shield operations in detail hereinafter with reference to Fig. 3 A～3D.
With reference to Fig. 3 A, adopt the first road light shield on substrate, to form first conductive pattern group that comprises grid line 11 (with reference to Fig. 1), grid 10 and grid pad 12.
With reference to Fig. 3 B, earlier deposit gate insulation layer 20, active layer 30 and ohmic contact layer 40 on the substrate of gate pattern successively being formed with, again deposition second conductive metal layer 50 on ohmic contact layer 40.Utilize the second road light shield on gate insulation layer 20, to form the pattern that comprises active layer 30 and ohmic contact layer 40 then, and second conductive pattern layer that comprises data wire 52 (with reference to Fig. 1), source electrode 51, drain electrode 50 and data pads 53 (with reference to Fig. 1).
With reference to Fig. 3 C, after second conductive layer pattern forms, then on substrate, use PECVD deposit passivation layer 60, after forming passivation layer,, form contact hole 61 by photoetching and the etching work procedure that adopts the 3rd road light shield.
With reference to Fig. 3 D, after contact hole 61 formed, deposition last layer transparency conducting layer 70 formed the 3rd conductive pattern group that comprises pixel electrode 78, grid pad top electrode 72 and data pads top electrode 73 on passivation layer by the 4th road light shield.
In LCD, because tft array substrate needs semiconductor process and many wheel light shield operations, therefore its manufacturing process is very complicated and manufacturing cost is than higher, and main cause is that one takes turns the light shield operation and comprises such as a plurality of operations such as thin film deposition operation, matting, photo-mask process, etching work procedure, photoresist lift off and inspection operations.
In order to address this problem, hope can provide a kind of tft array substrate manufacture method that can simplify the light shield operation.
Summary of the invention
Technical problem to be solved by this invention provides and a kind ofly adopts many gray-level masks and simplify the tft array substrate manufacture method of light shield operation.
The present invention solves the problems of the technologies described above the technical scheme that adopts to provide a kind of tft array substrate manufacture method, may further comprise the steps:
One substrate is provided, and on this substrate, forms a first metal layer and one first photoresist layer, utilize one first light shield on this first metal layer, to form grid line, grid and grid pad;
On this substrate, continue to deposit a gate insulation layer, semi-conductor layer, an ohmic contact layer, one second metal level and one second photoresist layer successively, utilize one second light shield on this second metal level, to form source electrode, drain electrode, raceway groove, data wire and data pads bottom electrode;
Continuing to place silk screen behind deposition one insulating barrier on this substrate, described silk screen covers source electrode, drain electrode and data wire, forms passivation layer through over etching, continues deposition one the 3rd photoresist layer then, utilizes one the 3rd road light shield to form grid pad contact hole;
On this substrate, continue deposition one transparency conducting layer 1 the 4th photoresist layer, utilize one the 4th road light shield to form pixel electrode and data pads top electrode.
In the said method, described second light shield is a gray-level mask more than.
The tft array substrate manufacture method that the present invention contrasts existing four road light shield operations has following beneficial effect: the present invention uses silk screen to form insulating barrier before the 3rd road light shield earlier, described insulating barrier cover data line and source drain region, utilize the 3rd road light shield to form the contact hole of gate pads then, utilize the 4th road light shield to form pixel electrode at last.Compare with existing four-wheel light shield operation, the 3rd road light shield operation only need form the contact hole of gate pads in the tft array substrate manufacture method provided by the invention, can simplify the 3rd road light shield operation, reduces cost, and improves output.In addition, the tft array substrate that adopts said method to make, described pixel electrode not only covers source drain region, has also covered data wire, therefore effectively improves the electric capacity of unit are, thereby aperture opening ratio is provided.
Description of drawings
Fig. 1 is the plane graph of the tft array substrate of employing prior art four road light shield operations.
Fig. 2 is the sectional view along the A-A ' of Fig. 1 and B-B ' line drawing.
Fig. 3 A～3D is the making flow process cutaway view of the tft array substrate of prior art.
Fig. 4 is the plane graph of tft array substrate of the present invention.
Fig. 5 is the sectional view along the I-I ' of Fig. 4 and II-II ' line drawing.
Fig. 6 is according to plane graph and the sectional view of making first conductive pattern and grid pad contact hole method in the tft array substrate of the present invention.
Fig. 7 is according to plane graph and the sectional view of making semiconductor pattern and second conductive layer pattern and drain contact hole and data pads contact hole method in the tft array substrate of the present invention.
Fig. 8 is according to plane graph and the sectional view of making passivation layer in the tft array substrate of the present invention.
Embodiment
The invention will be further described below in conjunction with accompanying drawing and exemplary embodiments.
Figure 4 shows that plane graph, Figure 5 shows that along the I-I ' of Fig. 4 and the sectional view of II-II ' line drawing according to tft array substrate of the present invention.
With reference to Fig. 4 and Fig. 5, tft array substrate according to the present invention comprises the gate insulation layer 200, the TFT901 that is formed at each cross part that are formed on the infrabasal plate, is formed at by the pixel electrode in the pixel region that limits to chi structure 708.This tft array substrate also comprises storage capacitance, the grid pad 102 that is connected with grid line 101 that is formed at grid line 101 and pixel electrode 708 overlapping regions and is connected to data pads on the data wire 502.
The grid line 101 that applies gate signal intersects to limit pixel region 708 with the data wire 502 that applies data-signal.This TFT 901 response grid lines 101 signals apply picture element signal on the data wire 502 to pixel electrode 708.The drain electrode 500 that this TFT 901 has the grid 100 that is connected to grid line 101, the source electrode 501 that is connected to data wire 502 and is connected to pixel electrode 708.In addition, TFT 901 also has at source electrode 501 and drains between 500 and forms the active layer 300 of raceway groove, and wherein this active layer 300 is overlapping with gate insulation layer 200 and grid 100 under it, on this active layer 300 also with data wire overlapping 502.On this active layer 300, also be formed for the ohmic contact layer 400 of ohmic contact.
This pixel electrode 708 is connected to the drain electrode 500 of TFT901 and is formed in the pixel region 708.
Therefore form electric field applying the pixel electrode 708 of picture element signal by TFT 901 and apply between the public electrode of reference voltage.Because this electric field, the liquid crystal molecule between following array base palte and color membrane substrates is owing to anisotropy is rotated.The transmittance of pixel region changes according to the rotation degree of liquid crystal molecule, thereby shows various GTGs.
Data pads is connected to data driver to apply data-signal to data wire 502.Data pads comprises data pads bottom electrode 503 and the data pads top electrode 703 of extension from data wire 502, and passivation layer 607 is arranged above data wire and source drain region, and the transparency conducting layer that forms above second metal level and insulating barrier.On transparency conducting layer, form pixel electrode 708, data pads top electrode 702, drain electrode top electrode 700 and source electrode top electrode 704 transparent conductive patterns.The top electrode of data pads, source electrode and drain electrode directly contacts with bottom electrode, pixel electrode directly links to each other with drain electrode top electrode 700, thereby also link to each other with drain electrode bottom electrode 500, the passivation layer that forms by silk screen printing is covered on the whole TFT substrate except that gate pads and data pads at last.
Figure 6 shows that according to making plane graph and the sectional view that first conductive pattern comprises grid pad 102 in the tft array substrate of the present invention.
Please refer to Fig. 6 A and 6B, adopt the first road light shield operation on infrabasal plate, to form to have grid line 101, the gate pattern of grid 100 and grid pad bottom electrode 102.
On infrabasal plate, form the grid metal level by method such as sputter or other depositions.Thereafter photo-mask process and the etching work procedure by the first road light shield is patterned into predetermined structure with this metal level shown in Fig. 6 B, thereby forms the pattern that comprises grid line 101, grid 100 and grid pad bottom electrode 102.
Fig. 7 is according to plane graph and the sectional view of making semiconductor pattern and second conductive layer pattern and drain contact hole and data pads contact hole method in the tft array substrate of the present invention.
Please refer to Fig. 7 A, formerly be formed with on the array base palte of first conductive layer pattern and deposit gate insulation layer 200 and semiconductor layer 300 and the ohmic contact layer 400 and second metal level 500.Pass through the photo-mask process and the etching work procedure of the second road HTM light shield thereafter, this metal level 500 and semiconductor layer 300 are patterned into predetermined structure, thereby form the semiconductor layer pattern that comprises active layer 300 and ohmic contact layer 400, and comprise data wire 502, second conductive pattern and the gate pads contact hole of source electrode 501, drain electrode 500 and data pads bottom electrode 503.
Please refer to Fig. 7 B, the shading amount that this second road light shield has the light shield substrate that is made of transparent material, be formed on the lightproof area of light shield substrate and be formed at the light shield substrate is 1/2nd zone, thereby adopts behind the second road light shield exposure imaging this photoresist corresponding respectively to the second light shield shading light part and 1/2nd exposed portion burn-outs partly form the photoresist pattern with predetermined step.The photoresist glue that makes raceway groove place 400 have on the second time high height, data wire bottom electrode 502, data pads bottom electrode 503, drain electrode bottom electrode 500 and the source electrode bottom electrode 501 has first highly, and all the other positions do not have photoresist.
Get rid of by the etching first time then and do not have photoresist part just second conductive metal layer and the semiconductor layer and the ohmic contact layer at gate pads place, and after getting rid of half gate insulation layer of gate pads place, thereby adopt oxygen gas plasma to carry out the ashing operation and remove photoresist pattern, and reduce photoresist pattern with first height with second height.In process etching for the second time, raceway groove place 400, data wire bottom electrode 502, data pads bottom electrode 503, drain electrode bottom electrode 500 and source electrode bottom electrode 501 are sentenced outer second conductive metal layer 500 and ohmic contact layer 400 to be got rid of, and get rid of these local half thickness of gate insulation layer, also the whole gate insulation layers on the grid pad are got rid of simultaneously, thereby formed grid pad contact hole.
Fig. 8 is according to plane graph and the sectional view of making passivation layer in the tft array substrate of the present invention.
Please refer to Fig. 8 A and Fig. 8 B, continue on the array base palte formerly to place silk screen behind the depositing insulating layer, described silk screen covers source electrode, drain electrode and data wire, forms passivation layer 607 through over etching.Adopt the 3rd road light shield then, form the contact hole of gate pads.
Please refer to Fig. 4 and Fig. 5 at last, employing such as sputtering method or other deposition processs are coated transparency conducting layer on above-mentioned array base palte, this transparency conducting layer is formed by tin indium oxide (ITO), tin oxide (TO), tin indium oxide zinc (ITZO) or indium zinc oxide (IZO).
Thereby photo-mask process and the formation of etching work procedure composition transparent conductive patterns by the 4th road light shield comprises pixel electrode 708, data pads top electrode 703, drain electrode top electrode 700 and source electrode top electrode 701 transparent conductive patterns, the 3rd conductive pattern of grid pad top electrode 702 and data pads top electrode 703 then.This pixel electrode directly links to each other with drain electrode top electrode 700, thereby also links to each other with drain electrode bottom electrode 500.Electrode on this grid pad links to each other with the grid pad top electrode 702 that is formed by transparency conducting layer by the contact hole that runs through gate insulation layer.
Reach the purpose of finishing processing procedure with four light shield methods through above-mentioned steps.
Though the present invention discloses as above with preferred embodiment; right its is not in order to qualification the present invention, any those skilled in the art, without departing from the spirit and scope of the present invention; when can doing a little modification and perfect, so protection scope of the present invention is when with being as the criterion that claims were defined.
Claims (2)
1. a tft array substrate manufacture method is characterized in that, said method comprising the steps of:
One substrate is provided, and on this substrate, forms a first metal layer and one first photoresist layer, utilize one first light shield on this first metal layer, to form grid line, grid and grid pad;
On this substrate, continue to deposit a gate insulation layer, semi-conductor layer, an ohmic contact layer, one second metal level and one second photoresist layer successively, utilize one second light shield on this second metal level, to form source electrode, drain electrode, raceway groove, data wire and data pads bottom electrode;
Continuing to place silk screen behind deposition one insulating barrier on this substrate, described silk screen covers source electrode, drain electrode and data wire, forms passivation layer through over etching, continues deposition one the 3rd photoresist layer then, utilizes one the 3rd road light shield to form grid pad contact hole;
On this substrate, continue deposition one transparency conducting layer 1 the 4th photoresist layer, utilize one the 4th road light shield to form pixel electrode and data pads top electrode.
2. tft array substrate manufacture method as claimed in claim 1 is characterized in that, described second light shield is a gray-level mask more than.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910049779A CN101527283A (en) | 2009-04-22 | 2009-04-22 | Manufacturing method of TFT array substrate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910049779A CN101527283A (en) | 2009-04-22 | 2009-04-22 | Manufacturing method of TFT array substrate |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101527283A true CN101527283A (en) | 2009-09-09 |
Family
ID=41095071
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910049779A Pending CN101527283A (en) | 2009-04-22 | 2009-04-22 | Manufacturing method of TFT array substrate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101527283A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015055054A1 (en) * | 2013-10-16 | 2015-04-23 | 京东方科技集团股份有限公司 | Array substrate and method for manufacturing same, and display device |
| CN105097832A (en) * | 2015-06-25 | 2015-11-25 | 合肥鑫晟光电科技有限公司 | Array substrate and manufacturing method thereof and display device |
-
2009
- 2009-04-22 CN CN200910049779A patent/CN101527283A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2015055054A1 (en) * | 2013-10-16 | 2015-04-23 | 京东方科技集团股份有限公司 | Array substrate and method for manufacturing same, and display device |
| US10128281B2 (en) | 2013-10-16 | 2018-11-13 | Boe Technology Group Co., Ltd. | Array substrate, fabrication method thereof and display device |
| CN105097832A (en) * | 2015-06-25 | 2015-11-25 | 合肥鑫晟光电科技有限公司 | Array substrate and manufacturing method thereof and display device |
| CN105097832B (en) * | 2015-06-25 | 2018-09-11 | 合肥鑫晟光电科技有限公司 | A kind of array substrate and preparation method thereof, display device |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100576550C (en) | Thin-film transistor array base-plate and manufacture method thereof | |
| CN100417998C (en) | Tft array substrate and fabrication method thereof | |
| CN100407036C (en) | Liquid crystal display device and fabricating method thereof | |
| CN100428037C (en) | Liquid crystal display device and fabricating method thereof | |
| CN1797773B (en) | Tft array substrate and the fabrication method thereof | |
| CN102483546B (en) | Liquid crystal display device and method for manufacturing same | |
| CN104360557B (en) | Array substrate, manufacturing method thereof and display device | |
| US11114474B2 (en) | Thin film transistor, manufacturing method thereof, array substrate, and display panel | |
| CN1987643B (en) | The photo mask and method of fabricating the array substrate for liquid crystal display device using the same | |
| CN100422831C (en) | Liquid crystal display device and method for fabricating the same | |
| CN100538999C (en) | Adopt the thin film transistor base plate and the manufacture method thereof of horizontal component of electric field | |
| CN100380220C (en) | Liquid crystal display device and method of fabricating same | |
| CN102998863A (en) | Array substrate for fringe field switching mode liquid crystal display device and method of fabricating the same | |
| CN102566172A (en) | Array substrate for in-plane switching mode liquid crystal display device and fabricating method thereof | |
| CN1632675A (en) | Method for manufacturing dot structure of thin film transistor liquid crystal display | |
| CN100530606C (en) | Thin-film transistor array substrates and manufacturing method therefor | |
| CN101556935B (en) | Manufacturing method of thin film transistor array substrate | |
| WO2014153958A1 (en) | Array substrate, method for manufacturing array substrate and display device | |
| CN104007574A (en) | Array substrate, display device and manufacturing method of display device | |
| CN103474396A (en) | Manufacturing method of thin film transistor liquid crystal display (TFT-LCD) array substrate | |
| CN101710579A (en) | Manufacturing method of thin film transistor array substrate | |
| CN1327480C (en) | Pixel structure, film transistor and mfg. method thereof | |
| CN101692439B (en) | Manufacturing method for a plurality of groups of substrates of thin-film transistor | |
| CN101625492B (en) | Manufacturing method of array base plate of film transistor | |
| CN101577255A (en) | Method for manufacturing TFT array substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20090909 |