CN101516030A - Data processing circuit and processing method with multi-format image coding and decoding functions - Google Patents
Data processing circuit and processing method with multi-format image coding and decoding functions Download PDFInfo
- Publication number
- CN101516030A CN101516030A CNA2009101335340A CN200910133534A CN101516030A CN 101516030 A CN101516030 A CN 101516030A CN A2009101335340 A CNA2009101335340 A CN A2009101335340A CN 200910133534 A CN200910133534 A CN 200910133534A CN 101516030 A CN101516030 A CN 101516030A
- Authority
- CN
- China
- Prior art keywords
- data
- mentioned
- data processing
- format
- coding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Compression Or Coding Systems Of Tv Signals (AREA)
Abstract
The invention provides a data processing circuit and a processing method with multi-format image coding and decoding functions, wherein the data processing circuit includes a reading unit for reading a plurality of operation instructions and a plurality of original data from a memory; a plurality of execution units, wherein each execution unit is used for executing a image format coding and decoding instruction to operate the plurality of original data into corresponding a plurality of result data; and a instruction decoding unit for analyzing the plurality of operation instructions, generating corresponding a plurality of image format coding and decoding instructions, and sending the image format coding and decoding instructions to the plurality of corresponding execution units according to performance of the plurality of execution units.
Description
Technical field
The invention relates to a kind of data processing circuit, and, can support the various video standard also can handle the coding and the decoding of the data of various video standard simultaneously particularly relevant for a kind of data processing circuit with multi-format image codec functions.
Background technology
Because the progress of science and technology, video coding and decoding technology is for being in the information communication scientific and technological industry technology such as consumer electronics, information, network communication of main shaft application with the multimedia, indispensable guardian technique.International standard from video coding and decoding technology, with international telecommunication union telecommunication standardization's door (ITU-T) video coding standard for example H.261, H.262, H.263 and H.264, and the video encoding standard that adopts of International Organization for Standardization and International Electrotechnical Commission (IEC) MPEG-1 for example, MPEG-2, MPEG-4 and MPEG-21 are main, and its various application that are suitable for comprise video conference and picture telephone, video storage (VCD/DVD/HD-DVD), the individual plays (Portable Media Player) with oneself, home audio-visual center (Home Media Center), broadcast video (cable TV, terrestrial broadcasting, satellite television and DSL), video monitoring and video streaming etc.
And construction image codec has two kinds of methods: the one, adopt Application Specific Integrated Circuit (hereinafter referred ASIC), the 2nd, single-instruction multiple-data stream (SIMD) (the Single InstructionMultiple Data of employing programmable, hereinafter referred SIMD) processing unit, in the SIMD processing unit, control a plurality of processing units with a controller, just simultaneously in one group of data each is carried out identical operations respectively and come concurrency on the implementation space, the for example MMX of Intel or SSE, and the 3D Now! of AMD Technology.
Adopt traditional ASIC construction image codec, this image codec is with the advantage of tool low power consumption, but it needs long hardware designs and developmental research, and each ASIC can only be used for a kind of image codec of form, and the Video Codec standard still has too many parameter at present, to such an extent as to the exploitation ASIC circuit of can not taking risks.On the other hand, as adopt SIMD processing unit construction image codec, this kind image codec can be realized various software definition application and customized function (utilization high-level language) easily, can also reuse on for hardware platform in each of holding mutually, but this kind image codec itself has higher electric quantity consumption, and needs to drop into the software design research and development of higher degree.
Therefore being necessary provides a kind of new data processing circuit with multi-format image codec functions, and it has the advantage of changeability, high-performance, low complex degree and low power consumption simultaneously, to address the above problem.
Summary of the invention
In view of the demand, the object of the present invention is to provide a kind of data processing circuit with multi-format image codec functions, can support the various video standard also can handle the coding and the decoding of the data of various video standard simultaneously, and the advantage that has changeability, high-performance, low complex degree and low power consumption simultaneously, that is the advantage of double ASIC and SIMD processing unit construction image codec.
The present invention proposes a kind of data processing circuit with multi-format image codec functions, and it comprises: a reading unit, in order to read a plurality of operational orders and a plurality of initial data from an internal memory; A plurality of performance elements, each execution units are carried out a kind of image format coding and decoding instruction, respectively above-mentioned a plurality of initial data computings are become corresponding result data; An and instruction decode unit, in order to analyzing above-mentioned a plurality of operational order and to produce corresponding a plurality of image format coding and decoding instruction, and above-mentioned image format coding and decoding instruction is sent in the performance element of above-mentioned a plurality of correspondences according to the performance of above-mentioned a plurality of performance elements.
The present invention also proposes a kind of data processing method with multi-format image codec functions, and it comprises the following steps: to capture a plurality of operational orders and corresponding a plurality of initial data from an internal memory; Analyzing above-mentioned a plurality of operational order makes each operational order produce a corresponding image format coding and decoding instruction; And according to the performance of a plurality of performance elements, above-mentioned image format coding and decoding instruction is sent into respectively in corresponding a plurality of performance elements, will above-mentioned a plurality of initial data computings to become the result data of correspondences.
The present invention discloses a kind of data processing circuit with multi-format image codec functions, can support the various video standard also can handle the coding and the decoding of the data of various video standard simultaneously, and it has following advantage:
1. data processing circuit of the present invention can be handled the signal of the image of tool different coding form simultaneously, promptly handle the divided frame of at least two kinds of different image coding forms of tool simultaneously, for example can handle simultaneously MPEG2, MPEG4 at least, H.264, two kinds divided frame wherein in VC-1, RM or the following image coding form, will significantly promote the treatment efficiency of image data;
2. when HardwareUpgring or expansion, the software of data processing circuit of the present invention and firmware will need not revised, and promptly data processing circuit can be according to the best image data treatment efficiency of performance decision of hardware;
3. handle a plurality of instructions because data processing circuit of the present invention can be parallel to the same time, make data turnover internal memory number of times reduce, therefore, will reduce the time of signal of video signal processing and the power consumption of data processing circuit;
4. because data processing circuit of the present invention has expandability, when future, new coded format occurred, only need to compare at new and old two kinds of coded formats, feature at new coded format, revise corresponding unit in the data processing circuit of supporting old coded format originally, this will significantly reduce new treatment circuit complexity of developing, significantly shortens the exploitation time-histories of new treatment circuit.
Description of drawings
In order to make the auditor can further understand feature of the present invention and technology contents, see also following about detailed description of the present invention and accompanying drawing, yet accompanying drawing only provide with reference to and explanation, be not to be used for the present invention is limited, wherein:
Fig. 1 is for having the structural representation of the data processing circuit of multi-format image codec functions in the first embodiment of the invention.
Fig. 2 A is an improvement structural representation of the data processing circuit with multi-format image codec functions of first embodiment of the invention.
Fig. 2 B is another structure-improved schematic diagram of the data processing circuit with multi-format image codec functions of first embodiment of the invention.
Fig. 2 C is another structure-improved schematic diagram of the data processing circuit with multi-format image codec functions of first embodiment of the invention.
The flow chart of Fig. 3 for having the data processing method of multi-format image codec functions in the first embodiment of the invention.
Embodiment
For making narration of the present invention more detailed and complete, please refer to following description and cooperate relevant drawings.
Fig. 1 is for having the structural representation of the data processing circuit of multi-format image codec functions in the first embodiment of the invention, as shown in the figure, instruction cycle with data processing circuit 100 of multi-format image codec functions has 5 stages: the acquisition of instruction and execution (Instruction Fetch andExecute, hereinafter referred I/DF) stage 110, instruction decoding (Instruction Decode, hereinafter referred ID) stage 120, (Execution is carried out in instruction, hereinafter referred EX) stage 130, memory access (Memory access, hereinafter referred MEM) stage 140 and write-back (Write Back, the hereinafter referred WB) stage 150.
Comprise instruction reading unit 112 and data-reading unit 114 in the I/DF stage 110, it utilizes direct memory access (DMA) from internal memory (not shown) acquisition operational order and arithmetic element desired data.In the ID stage 120, comprise instruction decode unit 122, in order to operational order is decoded and send into performance element corresponding in the EX stage 130.The EX stage 130 comprises variable length code (Variable Length Coding) or context adaptive binary coding (Context AdaptiveBinary Arithmetic Coding) (hereinafter referred VLCD/CABAC) performance element 131 that counts, direct current exchanges prediction (AC/DC prediction) or scans and counter scanning (hereinafter referred ADCD/SIS) performance element 132, quantize and inverse quantization (Quantization and Inverse Quantization, hereinafter referred QIQ) performance element 133, one conversion and inverse transform (Transform and InverseTransform, hereinafter referred TIT) performance element 134, remove block effect filtering (De-blockingFilter, hereinafter referred DIF) performance element 135 and interpolation/dynamically estimate and compensate (Intra/Motion estimation and compensation, hereinafter referred Com/Est) performance element 136.In the MEM stage 140, utilize buffer cell 142 to store the temporal data that above-mentioned arbitrary performance element 131-136 sends into, these temporal datas loopback again return above-mentioned arbitrary performance element 131-136.In the WB stage 150, utilize to write back unit 152, deposit the bit crossfire (bit-stream) behind decoded image data or the coding in internal memory.
When in the ID stage 120, utilizing instruction decode unit 122 after the instruction decoding, data processing circuit of the present invention can according to the feature of this instruction and in the EX stage 130 the present performance of performance element decide the flow direction of image data, this is a most important characteristic of the present invention, also therefore the performance element 131-136 in the EX stage 130 can carry out simultaneously as H.264, the coded command or the decoding instruction of the data of MPEG4, MPEG2, various video standards such as VC-1, RM.In addition, the performance element 131-136 in the EX stage 130 also can continue and side by side carry out, to finish the image coding of single form.
Hereinafter will desire to carry out H.264 simultaneously with the raw video data of data-reading unit 114 input, the example that is encoded to of MPEG4 describes.When the raw video data are carried out the compression of MPEG4 image earlier, understand and to pass through Com/Est performance element 146 from the image data that data-reading unit 114 obtains, do dynamic pre-estimating, obtain its motion-vector (Motion Vector) and absolute difference and (SAD), when absolute difference with when too big, original image data is sent into TIT performance element 134 do discrete cosine transform (Discrete Cosine Transform), otherwise, then the image data of present image data and last reduction is done the difference computing, difference is sent into TIT performance element 134 do discrete cosine transform.Then, the data that discrete cosine transform is finished is made quantization operations in QIQ performance element 133 again, and the data after will quantizing is done direct current interchange prediction (AC/DCprediction) in ADCD/SIS performance element 132, direct current being exchanged data that prediction finishes afterwards imports VLCD/CABAC performance element 131 into and does variable length code (Variable Length Code) again, the mode that original image data is compressed into basic bit crossfire (Base Layer Bits Stream) reaches buffer cell 142, and, basic bit crossfire is deposited back internal memory via writing back unit 152.
In addition, the data that quantize to finish are done the direct current interchange prediction except importing ADCD/SIS performance element 132 into, also do the counter-rotating quantification with importing QIQ performance element 133 simultaneously into, the data after quantizing of will reversing are again imported TIT performance element 134 into and are done discrete cosine transform, then at Com/Est performance element 146, according to before during dynamic pre-estimating result calculated do dynamic compensation (MotionCompensation), to reconstruct the reference image of an image as next image.
On the other hand, desire to carry out H.264 the image compression as these raw video data, data processing circuit of the present invention can be earlier according to the present performance of each performance element in the EX stage 130 and the compression of MPEG4 image and H.264 the difference of image compressed format decide the flow direction of initial data.MPEG4 image compression and H.264 the difference that has of image compression itself comprise:
H.264 the image compression has 7 predictive pictures block sizes (macro block) type, these types have 6 * 16,16 * 8,8 * 16,8 * 8,8 * 4,4 * 8,4 * 4, in addition, and the difference of setting according to compressed software, reference picture at most can be forward 31 and 31 backward, motion-vector can be as accurate as 1/4th pixels, can significantly promote the pre-measuring precision on the time shaft thus.Therefore, when changing, when H.264 integer DCT handles is promptly to adopt integer as conversion coefficient with 4 * 4 matrixes as the conversion elementary cell, therefore when TIT performance element 134 carries out inverse transform, does not have the problem that can't mate after adopting the fractional arithmetic mode to reduce.Aspect the conversion coefficient data that quantized, it is the coded system of utilizing CABAC, promptly the coded system of CABAC can be added up the probability that particular code occurs according to content encoded automatically in VLCD/CABAC performance element 131, and then produces the coding schedule that is suitable for present image most.VLCD also can do CAVLC coding H.264 in addition.
In addition, H.264 in difference at compress mode, also divide into different configuration (Profile) according to different content application, these configurations are respectively Baseline Profile, MainProfile, Extension Profile, also have corresponding film size and bit rate grade in each configuration, in definition, then be to distinguish to Level 5.1 by Level 1, contain different resolution and flow application scopes such as little picture and HD picture.
Data processing circuit of the present invention can be according to H.264 configuration and VLCD/CABAC performance element 131, ADCD/SIS performance element 132, QIQ performance element 133, TIT performance element 134, DIF performance element 135 and Com/Est performance element 136 in the EX stage 130, whether each performance element is idle at present, decides to begin to carry out H.264 image compression or carry out a certain compression process in the H.264 image compression.
In addition, data processing circuit of the present invention has extendibility, increase image data coding or decoding speed as desire, can increase any number of VLCD/CABAC performance element 131 in the EX stage 130, ADCD/SIS performance element 132, QIQ performance element 133, TIT performance element 134, DIF performance element 135 or Com/Est performance element 136, at HardwareUpgring or after expanding, the software of data processing circuit of the present invention and firmware will need not revised, be that data processing circuit can be according to the best image data treatment efficiency of performance decision of hardware, please referring to Fig. 2 A.
Fig. 2 A is an improvement structural representation that has the data processing circuit of multi-format image codec functions in the first embodiment of the invention, as shown in the figure, the EX stage 330 in the data processing circuit 300 comprises two DIF performance element 335a and 335b and two Com/Est performance element 336a and 336b, will increase image data coding or decoding speed by this design.In addition, have the part of identical diagram numbering among Fig. 2 A with Fig. 1, have identical functions and feature, please the related description of showing referring to Fig. 1.
In addition, when future, new coded format occurred, data processing circuit of the present invention only needed to compare at new and old two kinds of coded formats, at the feature of new coded format, revises corresponding unit in the data processing circuit of supporting old coded format originally.For instance, new coded format is the improvement version of old coded format, the function of the two is close, image data coding or decoding speed have only significantly been increased, then can directly improve by a small margin at original data processing circuit, will significantly reduce new treatment circuit complexity of developing by design of the present invention, significantly shorten the exploitation time-histories of new treatment circuit, please referring to Fig. 2 B.
Fig. 2 B is another structure-improved schematic diagram of the data processing circuit with multi-format image codec functions of first embodiment of the invention.As shown in the figure, every kind of performance element all has two in the EX stage 430, the EX stage 430 in the data processing circuit 400 comprises VLCD/ CABAC performance element 431a and 431b, ADCD/ SIS performance element 432a and 432b, QIQ performance element 433a and 433b, TIT performance element 434a and 434b, DIF performance element 435a and 435b and Com/Est performance element 436a and 436b, will significantly increase image data coding or decoding speed by this design.In addition, have the part of identical diagram numbering among Fig. 2 B with Fig. 1, have identical functions and feature, please the related description of showing referring to Fig. 1.
Fig. 2 C is another structure-improved schematic diagram that has the data processing circuit of multi-format image codec functions in the first embodiment of the invention, as shown in the figure, the EX stage 530 in the data processing circuit 500 comprises new TIT performance element 534, in the image coding form in future, change, when future new coded format when H.265 occurring, data processing circuit of the present invention only need be at feature H.265, TIT performance element 134 in the data processing circuit of the old coded format of the original support of modification among corresponding unit such as Fig. 1, modification by the part, can increase image data coding or decoding speed, will significantly reduce new treatment circuit complexity of developing by design of the present invention, significantly shorten the exploitation time-histories of new treatment circuit.In addition, have the part of identical diagram numbering among Fig. 2 C with Fig. 1, have identical functions and feature, please the related description of showing referring to Fig. 1.
The flow chart of Fig. 3 for having the data processing method of multi-format image codec functions in the first embodiment of the invention, at first, capture a plurality of operational orders and corresponding a plurality of initial data (step S201) from internal memory, then, analyzing above-mentioned operational order makes each operational order produce corresponding image format coding and decoding instruction (step S203), and according to the performance of a plurality of kinds of performance elements, above-mentioned image format coding and decoding instruction is sent into respectively in the corresponding performance element, so that above-mentioned initial data computing is become corresponding result data (step S205), every kind of performance element comprises a VLCD/CABAC performance element at least, the ADCD/SIS performance element, the QIQ performance element, the TIT performance element, DIF performance element or Com/Est performance element are the coded command of variable length degree in order to carry out corresponding image form coding and decoding instruction, the coded command that counts of context adaptive binary, direct current exchanges predict command, scan and instead scan instruction, quantize and the inverse quantization instruction, conversion and inverse transform instruction, block effect filter command or interpolation/dynamically estimate and compensating instruction.At last, optionally this result data is deposited back internal memory (step S207).
In sum, data processing circuit with multi-format image codec functions of the present invention, can support the various video standard also can handle the coding and the decoding of the data of various video standard simultaneously, the advantage that can have changeability, high-performance, low complex degree and low power consumption really is to reach purpose of the present invention.
Though the present invention discloses as above with preferred embodiment; right its is not in order to limiting the present invention, anyly has the knack of this operator, without departing from the spirit and scope of the present invention; when can doing a little change and retouching, so protection scope of the present invention is when looking being as the criterion that claims define.
Claims (23)
1. data processing circuit with multi-format image codec functions comprises:
Reading unit is in order to read a plurality of operational orders and a plurality of initial data from internal memory;
A plurality of performance elements, each execution units are carried out a kind of image format coding and decoding instruction, respectively above-mentioned a plurality of initial data computings are become corresponding a plurality of result datas; And
A plurality of instruction decode unit, in order to analyzing above-mentioned a plurality of operational order and to produce corresponding a plurality of image format coding and decoding instruction, and above-mentioned a plurality of image format coding and decoding instruction are sent in corresponding above-mentioned a plurality of performance elements according to the performance of above-mentioned a plurality of performance elements.
2. the data processing circuit with multi-format image codec functions according to claim 1, wherein above-mentioned each performance element comprises arithmetic element at least, in order to carry out above-mentioned a plurality of image format coding and decoding instruction.
3. the data processing circuit with multi-format image codec functions according to claim 2, wherein above-mentioned arithmetic element are that count coding performance element, direct current of variable length code or context adaptive binary exchanges prediction or scan and instead scan performance element, quantification and inverse quantization performance element, conversion and inverse transform performance element, block effect filtering performance element or interpolation/dynamically estimate and compensate performance element.
4. the data processing circuit with multi-format image codec functions according to claim 1, wherein above-mentioned a plurality of initial data are a plurality of raw video data, and the The above results data are the image coding data.
5. the data processing circuit with multi-format image codec functions according to claim 4, wherein above-mentioned image coding data are MPEG2 formatted data, MPEG4 formatted data, H.264 formatted data, VC-1 formatted data or RM formatted data.
6. the data processing circuit with multi-format image codec functions according to claim 1, wherein above-mentioned a plurality of initial data are a plurality of image coding data, and the The above results data are the raw video data.
7. the data processing circuit with multi-format image codec functions according to claim 6, wherein above-mentioned image coding data are MPEG2 formatted data, MPEG4 formatted data, H.264 formatted data, VC-1 formatted data or RM formatted data.
8. the data processing circuit with multi-format image codec functions according to claim 1 wherein also comprises:
Storage element is in order to store the The above results data and to deposit the The above results data in above-mentioned internal memory.
9. the data processing circuit with multi-format image codec functions according to claim 8, wherein above-mentioned storage element utilizes direct memory access to deposit the The above results data in above-mentioned internal memory.
10. the data processing circuit with multi-format image codec functions according to claim 1, wherein above-mentioned reading unit utilize direct memory access to capture above-mentioned a plurality of operational order and above-mentioned a plurality of initial data from above-mentioned internal memory.
The coded command 11. comprise the data processing circuit with multi-format image codec functions according to claim 1, wherein above-mentioned a plurality of image format coding and decoding instruction variable length code instruction, context adaptive binary count, direct current exchange predict command, scan and anti-instruction, quantification and inverse quantization instruction, conversion and inverse transform instruction, block effect filter command or interpolation/dynamically estimation and the compensating instruction of scanning.
12. the data processing method with multi-format image codec functions, it comprises the following steps:
Read a plurality of operational orders and corresponding a plurality of initial data from internal memory;
Analyzing above-mentioned a plurality of operational order makes each operational order produce corresponding image format coding and decoding instruction; And
According to the performance of a plurality of performance elements, above-mentioned image format coding and decoding instruction is sent into respectively in corresponding a plurality of performance elements, so that above-mentioned a plurality of initial data computings are become corresponding result data.
13. the data processing method with multi-format image codec functions according to claim 12, wherein above-mentioned each performance element comprises arithmetic element at least, in order to carry out above-mentioned image format coding and decoding instruction.
14. the data processing method with multi-format image codec functions according to claim 12, wherein above-mentioned arithmetic element are variable length code or context adaptive binary to count that coding performance element, direct current exchange that prediction or scans and instead scans performance element, quantification and inverse quantization performance element, conversion and inverse transform performance element, block effect filtering performance element or interpolation/dynamically estimate and compensate performance element.
15. the data processing method with multi-format image codec functions according to claim 12, wherein above-mentioned a plurality of initial data are a plurality of raw video data, and the The above results data are the image coding data.
16. the data processing method with multi-format image codec functions according to claim 15, wherein above-mentioned image coding data are MPEG2 formatted data, MPEG4 formatted data, H.264 formatted data, VC-1 formatted data or RM formatted data.
17. the data processing method with multi-format image codec functions according to claim 12, wherein above-mentioned a plurality of initial data are a plurality of image coding data, and the The above results data are the raw video data.
18. the data processing method with multi-format image codec functions according to claim 17, wherein above-mentioned image coding data are MPEG2 formatted data, MPEG4 formatted data, H.264 formatted data, VC-1 formatted data or RM formatted data.
19. the data processing method with multi-format image codec functions according to claim 12 comprises the following steps:
Utilize buffer cell temporarily to store the The above results data.
20. the data processing method with multi-format image codec functions according to claim 12 also comprises the following steps:
Deposit the The above results data in above-mentioned internal memory.
21. the data processing method with multi-format image codec functions according to claim 20 wherein utilizes direct memory access to deposit the The above results data in above-mentioned internal memory.
22. the data processing method with multi-format image codec functions according to claim 12 wherein also comprises from the step that above-mentioned internal memory captures above-mentioned a plurality of operational order and corresponding a plurality of initial data:
Utilize direct memory access to capture above-mentioned a plurality of operational order and above-mentioned a plurality of initial data from above-mentioned internal memory.
23. the data processing method with multi-format image codec functions according to claim 12, wherein above-mentioned image format coding and decoding instruction can be count coded command, direct current of variable length code instruction, context adaptive binary and exchange predict command, scan and anti-instruction, quantification and inverse quantization instruction, conversion and inverse transform instruction, block effect filter command or interpolation/dynamically estimation and the compensating instruction of scanning.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910133534 CN101516030B (en) | 2009-04-10 | 2009-04-10 | Data processing circuit and processing method with multi-format image coding and decoding functions |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200910133534 CN101516030B (en) | 2009-04-10 | 2009-04-10 | Data processing circuit and processing method with multi-format image coding and decoding functions |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101516030A true CN101516030A (en) | 2009-08-26 |
| CN101516030B CN101516030B (en) | 2013-05-01 |
Family
ID=41040284
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200910133534 Active CN101516030B (en) | 2009-04-10 | 2009-04-10 | Data processing circuit and processing method with multi-format image coding and decoding functions |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101516030B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104685886A (en) * | 2012-06-29 | 2015-06-03 | 瑞典爱立信有限公司 | Apparatus and methods thereof for video processing |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1819665A (en) * | 2006-03-15 | 2006-08-16 | 天津市德力电子仪器有限公司 | Digital TV-set signalling comprehensive analyzer |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101064824A (en) * | 2006-04-28 | 2007-10-31 | 华为技术有限公司 | Method, system and apparatus for playing audio-video data |
| KR101356466B1 (en) * | 2007-02-16 | 2014-01-28 | 삼성전자주식회사 | Digital video broadcasting apparatus and digital video broadcasting method |
| CN201215988Y (en) * | 2008-06-30 | 2009-04-01 | 泰德富华科技(深圳)有限公司 | Display device |
-
2009
- 2009-04-10 CN CN 200910133534 patent/CN101516030B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1819665A (en) * | 2006-03-15 | 2006-08-16 | 天津市德力电子仪器有限公司 | Digital TV-set signalling comprehensive analyzer |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104685886A (en) * | 2012-06-29 | 2015-06-03 | 瑞典爱立信有限公司 | Apparatus and methods thereof for video processing |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101516030B (en) | 2013-05-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11563985B2 (en) | Signal-processing apparatus including a second processor that, after receiving an instruction from a first processor, independantly controls a second data processing unit without further instruction from the first processor | |
| US8279942B2 (en) | Image data processing apparatus, image data processing method, program for image data processing method, and recording medium recording program for image data processing method | |
| CN104854866B (en) | The content-adaptive of next-generation video, characteristic compensation prediction | |
| US10827186B2 (en) | Method and system of video coding with context decoding and reconstruction bypass | |
| CN103096055A (en) | Image signal intra-frame prediction and decoding method and device | |
| CN1937773B (en) | External memory device, method of storing image data for the same, and image processor using the method | |
| US20070230586A1 (en) | Encoding, decoding and transcoding of audio/video signals using combined parallel and serial processing techniques | |
| Pescador et al. | Complexity analysis of an HEVC decoder based on a digital signal processor | |
| US20170264904A1 (en) | Intra-prediction complexity reduction using limited angular modes and refinement | |
| US9380314B2 (en) | Pixel retrieval for frame reconstruction | |
| US20060133512A1 (en) | Video decoder and associated methods of operation | |
| CN101166277B (en) | Method for accessing memory in apparatus for processing moving pictures | |
| CN103997650A (en) | Video decoding method and video decoder | |
| US20230239464A1 (en) | Video processing method with partial picture replacement | |
| CN101188761A (en) | Method for optimizing DCT quick algorithm based on parallel processing in AVS | |
| CN101707716A (en) | Video coder and coding method | |
| CN102187678A (en) | Encoding method and encoding device for compression encoding of moving images | |
| TWI455587B (en) | Circuit and method for multi-format video codec | |
| CN112866695A (en) | Video encoder | |
| CN102055970A (en) | Multi-standard video decoding system | |
| EP3959889A1 (en) | Adaptive motion vector prediction candidates in frames with global motion | |
| WO2020219948A1 (en) | Selective motion vector prediction candidates in frames with global motion | |
| CN101516030B (en) | Data processing circuit and processing method with multi-format image coding and decoding functions | |
| JP2007259323A (en) | Image decoding apparatus | |
| CN102131093A (en) | Image processing method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |