CN101507116A - 支持单个或多个aes操作的双模aes实现 - Google Patents

支持单个或多个aes操作的双模aes实现 Download PDF

Info

Publication number
CN101507116A
CN101507116A CNA2007800312603A CN200780031260A CN101507116A CN 101507116 A CN101507116 A CN 101507116A CN A2007800312603 A CNA2007800312603 A CN A2007800312603A CN 200780031260 A CN200780031260 A CN 200780031260A CN 101507116 A CN101507116 A CN 101507116A
Authority
CN
China
Prior art keywords
data
aes
memory
register
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007800312603A
Other languages
English (en)
Chinese (zh)
Inventor
纳西马·帕尔韦恩
文卡塔什·巴拉苏布拉马尼亚姆
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies North America Corp
Original Assignee
Infineon Technologies North America Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies North America Corp filed Critical Infineon Technologies North America Corp
Publication of CN101507116A publication Critical patent/CN101507116A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09C—CIPHERING OR DECIPHERING APPARATUS FOR CRYPTOGRAPHIC OR OTHER PURPOSES INVOLVING THE NEED FOR SECRECY
    • G09C1/00—Apparatus or methods whereby a given sequence of signs, e.g. an intelligible text, is transformed into an unintelligible sequence of signs by transposing the signs or groups of signs or by replacing them by others according to a predetermined system
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0637—Modes of operation, e.g. cipher block chaining [CBC], electronic codebook [ECB] or Galois/counter mode [GCM]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12—Details relating to cryptographic hardware or logic circuitry

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Security & Cryptography (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Computer Hardware Design (AREA)
  • Storage Device Security (AREA)
  • Logic Circuits (AREA)
CNA2007800312603A 2006-08-24 2007-08-16 支持单个或多个aes操作的双模aes实现 Pending CN101507116A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/509,361 US7769166B2 (en) 2006-08-24 2006-08-24 Dual mode AES implementation to support single and multiple AES operations
US11/509,361 2006-08-24

Publications (1)

Publication Number Publication Date
CN101507116A true CN101507116A (zh) 2009-08-12

Family

ID=39107311

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007800312603A Pending CN101507116A (zh) 2006-08-24 2007-08-16 支持单个或多个aes操作的双模aes实现

Country Status (6)

Country Link
US (1) US7769166B2 (enExample)
EP (1) EP2082484A4 (enExample)
JP (1) JP4960456B2 (enExample)
KR (1) KR101126596B1 (enExample)
CN (1) CN101507116A (enExample)
WO (1) WO2008024274A2 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN120296762A (zh) * 2025-03-24 2025-07-11 联想长风科技(北京)有限公司 动态负载IPsec优化模块及在嵌入系统中的应用方法

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7949130B2 (en) 2006-12-28 2011-05-24 Intel Corporation Architecture and instruction set for implementing advanced encryption standard (AES)
KR100867130B1 (ko) * 2007-02-23 2008-11-06 (주)코리아센터닷컴 보안 데이터 송수신 시스템 및 방법
US8538012B2 (en) * 2007-03-14 2013-09-17 Intel Corporation Performing AES encryption or decryption in multiple modes with a single instruction
US20120079281A1 (en) * 2010-06-28 2012-03-29 Lionstone Capital Corporation Systems and methods for diversification of encryption algorithms and obfuscation symbols, symbol spaces and/or schemas
KR102376506B1 (ko) * 2014-10-20 2022-03-18 삼성전자주식회사 암복호화기, 암복호화기를 포함하는 전자 장치 및 암복호화기의 동작 방법

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2932665B2 (ja) * 1990-10-20 1999-08-09 富士通株式会社 暗号処理用鍵供給方式
JPH0990870A (ja) * 1995-09-27 1997-04-04 Nec Corp 基本変換方法、暗号化方法、基本変換回路および暗号装置
US6466048B1 (en) 2001-05-23 2002-10-15 Mosaid Technologies, Inc. Method and apparatus for switchably selecting an integrated circuit operating mode
US7266703B2 (en) * 2001-06-13 2007-09-04 Itt Manufacturing Enterprises, Inc. Single-pass cryptographic processor and method
JP2003281071A (ja) * 2002-03-20 2003-10-03 Seiko Epson Corp データ転送制御装置、電子機器及びデータ転送制御方法
US20030198345A1 (en) 2002-04-15 2003-10-23 Van Buer Darrel J. Method and apparatus for high speed implementation of data encryption and decryption utilizing, e.g. Rijndael or its subset AES, or other encryption/decryption algorithms having similar key expansion data flow
JP2004045641A (ja) * 2002-07-10 2004-02-12 Sony Corp 暗号処理装置およびその方法
JP2004070499A (ja) * 2002-08-02 2004-03-04 Fujitsu Ltd メモリデバイスおよび暗号化／復号方法
KR100583635B1 (ko) * 2003-01-24 2006-05-26 삼성전자주식회사 다수의 동작 모드들을 지원하는 암호화 장치
US7366302B2 (en) * 2003-08-25 2008-04-29 Sony Corporation Apparatus and method for an iterative cryptographic block
TWI244299B (en) * 2004-01-07 2005-11-21 Admtek Inc Method for implementing advanced encryption standards by a very long instruction word architecture processor
KR100574965B1 (ko) * 2004-01-19 2006-05-02 삼성전자주식회사 유한체 곱셈기
US20050276413A1 (en) * 2004-06-14 2005-12-15 Raja Neogi Method and apparatus to manage heterogeneous cryptographic operations
JP2006019872A (ja) * 2004-06-30 2006-01-19 Sony Corp 暗号処理装置
JP2006025366A (ja) * 2004-07-09 2006-01-26 Sony Corp 暗号化装置及び半導体集積回路
JP4337675B2 (ja) * 2004-07-23 2009-09-30 ソニー株式会社 暗号処理装置および暗号処理方法
JP4890976B2 (ja) * 2005-08-31 2012-03-07 キヤノン株式会社 暗号処理装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN120296762A (zh) * 2025-03-24 2025-07-11 联想长风科技(北京)有限公司 动态负载IPsec优化模块及在嵌入系统中的应用方法

Also Published As

Publication number Publication date
WO2008024274A2 (en) 2008-02-28
US20080069339A1 (en) 2008-03-20
WO2008024274A3 (en) 2008-08-21
US7769166B2 (en) 2010-08-03
JP4960456B2 (ja) 2012-06-27
KR101126596B1 (ko) 2012-03-27
EP2082484A4 (en) 2011-06-29
EP2082484A2 (en) 2009-07-29
KR20090043592A (ko) 2009-05-06
JP2010501895A (ja) 2010-01-21

Similar Documents

Publication Publication Date Title
US20250117503A1 (en) System, method and apparatus for total storage encryption
US8666064B2 (en) Endecryptor capable of performing parallel processing and encryption/decryption method thereof
JP4684550B2 (ja) 多数の動作モードを支援する暗号化装置
US20140189367A1 (en) Digital-encryption hardware accelerator
EP3803672B1 (en) Memory-efficient hardware cryptographic engine
CN101120349A (zh) 带有流中数据加密/解密的存储器系统
US11301153B2 (en) High-throughput out-of-order cipher text stealing
TW200830327A (en) System and method for encrypting data
US11429751B2 (en) Method and apparatus for encrypting and decrypting data on an integrated circuit
CN112395651B (zh) 存储器装置及用于操作存储器装置的方法
TWI761896B (zh) 用於執行安全命令的記憶體裝置及方法
CN101507116A (zh) 支持单个或多个aes操作的双模aes实现
JP2023542936A (ja) チャネル暗号化区別のためのメタデータ調整（ｍｅｔａｄａｔａ ｔｗｅａｋ）
WO2020118583A1 (zh) 数据处理方法、电路、终端设备及存储介质
JP2008500638A (ja) 暗号化オペレーションをサポートする複数のレジスタを備えたデータムーバコントローラ
US20140211942A1 (en) Cryptographic key derivation device and method therefor
JP5118494B2 (ja) イン−ストリームデータ暗号化／復号の機能を有するメモリシステム
CN116628776A (zh) 存储器装置以及存储器芯片的存储器阵列信息的读取方法
KR20230032429A (ko) 메모리 장치 및 메모리 장치의 데이터 암복호화 방법
KR20050002103A (ko) 암호 프로세서를 내장한 휴대용 저장장치
CN109670347A (zh) 解密装置、方法及片上系统
EP1460797B1 (en) Secure access and processing of an encryption/decryption key
KR100528890B1 (ko) 다양한 인터페이스를 갖는 고속 블럭 암호 장치 및 그구동 방법
CN118965403A (zh) 数据加密方法、装置、设备及介质

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
AD01 Patent right deemed abandoned

Effective date of abandoning: 20151028

C20 Patent right or utility model deemed to be abandoned or is abandoned