CN101501650B - 比较处理器指令集操作模式的调试电路 - Google Patents

比较处理器指令集操作模式的调试电路 Download PDF

Info

Publication number
CN101501650B
CN101501650B CN200780029330.1A CN200780029330A CN101501650B CN 101501650 B CN101501650 B CN 101501650B CN 200780029330 A CN200780029330 A CN 200780029330A CN 101501650 B CN101501650 B CN 101501650B
Authority
CN
China
Prior art keywords
instruction
instruction set
operator scheme
address
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN200780029330.1A
Other languages
English (en)
Chinese (zh)
Other versions
CN101501650A (zh
Inventor
凯文·查尔斯·伯克
布莱恩·迈克尔·斯坦普尔
达朗·欧仁·施特雷特
凯文·艾伦·萨普
莱斯利·马克·德布鲁因
纳比勒·阿米尔·里兹克
托马斯·安德鲁·萨托里乌斯
罗德尼·韦恩·史密斯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Priority to CN201611183722.0A priority Critical patent/CN106909501B/zh
Publication of CN101501650A publication Critical patent/CN101501650A/zh
Application granted granted Critical
Publication of CN101501650B publication Critical patent/CN101501650B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3636—Debugging of software by tracing the execution of the program
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/30—Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3628—Debugging of software of optimised code
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/366—Debugging of software using diagnostics

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
CN200780029330.1A 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路 Active CN101501650B (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201611183722.0A CN106909501B (zh) 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/463,379 2006-08-09
US11/463,379 US8352713B2 (en) 2006-08-09 2006-08-09 Debug circuit comparing processor instruction set operating mode
PCT/US2007/075194 WO2008021763A1 (en) 2006-08-09 2007-08-03 Debug circuit comparing processor instruction set operating mode

Related Child Applications (1)

Application Number Title Priority Date Filing Date
CN201611183722.0A Division CN106909501B (zh) 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路

Publications (2)

Publication Number Publication Date
CN101501650A CN101501650A (zh) 2009-08-05
CN101501650B true CN101501650B (zh) 2016-12-07

Family

ID=38891045

Family Applications (2)

Application Number Title Priority Date Filing Date
CN200780029330.1A Active CN101501650B (zh) 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路
CN201611183722.0A Active CN106909501B (zh) 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路

Family Applications After (1)

Application Number Title Priority Date Filing Date
CN201611183722.0A Active CN106909501B (zh) 2006-08-09 2007-08-03 比较处理器指令集操作模式的调试电路

Country Status (13)

Country Link
US (1) US8352713B2 (OSRAM)
EP (2) EP3009936A1 (OSRAM)
JP (2) JP5546859B2 (OSRAM)
KR (1) KR101019278B1 (OSRAM)
CN (2) CN101501650B (OSRAM)
BR (1) BRPI0715163B1 (OSRAM)
CA (1) CA2658829C (OSRAM)
ES (1) ES2588185T3 (OSRAM)
HU (1) HUE029441T2 (OSRAM)
IN (1) IN2014MN01895A (OSRAM)
MX (1) MX2009001458A (OSRAM)
RU (1) RU2429525C2 (OSRAM)
WO (1) WO2008021763A1 (OSRAM)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2864655B1 (fr) * 2003-12-31 2006-03-24 Trusted Logic Procede de controle d'integrite de programmes par verification d'empreintes de traces d'execution
US7555605B2 (en) * 2006-09-28 2009-06-30 Freescale Semiconductor, Inc. Data processing system having cache memory debugging support and method therefor
US20080162900A1 (en) * 2006-12-29 2008-07-03 Andre Rolfsmeier System, Method and Apparatus for Observing a Control Device
CN101777021B (zh) * 2010-01-21 2012-07-04 龙芯中科技术有限公司 微处理器中精确数据断点的实现装置及其方法
WO2011089478A1 (en) * 2010-01-25 2011-07-28 Freescale Semiconductor, Inc. Debugger system, method and computer program product for debugging instructions
GB2482701C (en) 2010-08-11 2018-12-26 Advanced Risc Mach Ltd Illegal mode change handling
GB2483906C (en) * 2010-09-24 2019-10-09 Advanced Risc Mach Ltd Selection of debug instruction set for debugging of a data processing apparatus
US8914615B2 (en) 2011-12-02 2014-12-16 Arm Limited Mapping same logical register specifier for different instruction sets with divergent association to architectural register file using common address format
CN104335220B (zh) 2012-03-30 2018-04-20 爱迪德技术有限公司 用于防止和检测安全威胁的方法和系统
KR102013582B1 (ko) 2012-09-07 2019-08-23 삼성전자 주식회사 혼합 모드 프로그램의 소스 코드 오류 위치 검출 장치 및 방법
JP2014085859A (ja) * 2012-10-24 2014-05-12 Renesas Electronics Corp 半導体集積回路装置
US9268563B2 (en) * 2012-11-12 2016-02-23 International Business Machines Corporation Verification of a vector execution unit design
US10331452B2 (en) 2013-06-27 2019-06-25 Intel Corporation Tracking mode of a processing device in instruction tracing systems
GB2527088B (en) * 2014-06-11 2021-07-14 Advanced Risc Mach Ltd Executing debug program instructions on a target apparatus processing pipeline
US9626267B2 (en) * 2015-01-30 2017-04-18 International Business Machines Corporation Test generation using expected mode of the target hardware device
US10031834B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US11269640B2 (en) * 2017-02-13 2022-03-08 Qualcomm Incorporated Speculative transitions among modes with different privilege levels in a block-based microarchitecture
US10169196B2 (en) * 2017-03-20 2019-01-01 Microsoft Technology Licensing, Llc Enabling breakpoints on entire data structures
US10534881B2 (en) * 2018-04-10 2020-01-14 Advanced Micro Devices, Inc. Method of debugging a processor
US10740220B2 (en) * 2018-06-27 2020-08-11 Microsoft Technology Licensing, Llc Cache-based trace replay breakpoints using reserved tag field bits
US11455232B2 (en) 2019-08-28 2022-09-27 Micron Technology, Inc. Debug operations on artificial intelligence operations
US11468199B2 (en) 2020-07-22 2022-10-11 Apple Inc. Authenticated debug for computing systems
US11436187B2 (en) * 2020-10-20 2022-09-06 Micron Technology, Inc. Method of notifying a process or programmable atomic operation traps
US11586439B2 (en) 2020-10-20 2023-02-21 Micron Technology, Inc. Detecting infinite loops in a programmable atomic transaction
US12020062B2 (en) 2020-10-20 2024-06-25 Micron Technology, Inc. Method of executing programmable atomic unit resources within a multi-process system
US11403023B2 (en) 2020-10-20 2022-08-02 Micron Technology, Inc. Method of organizing a programmable atomic unit instruction memory
CN113127285B (zh) * 2021-06-17 2021-10-08 北京燧原智能科技有限公司 一种错误数据调试方法、装置、芯片及计算机设备
US12182003B1 (en) * 2021-08-31 2024-12-31 Apple Inc. Hardware support for software event collection
US20250328347A1 (en) * 2024-04-19 2025-10-23 Arm Limited Halting instruction execution

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5680620A (en) * 1995-06-30 1997-10-21 Dell Usa, L.P. System and method for detecting access to a peripheral device using a debug register
GB2374694A (en) * 2001-02-26 2002-10-23 Advanced Risc Mach Ltd Storing instruction set information
CN1450450A (zh) * 2003-05-15 2003-10-22 复旦大学 采用双指令集的32位嵌入式微处理器

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06202907A (ja) 1993-01-06 1994-07-22 Hitachi Ltd デバッグ支援装置
US5781750A (en) * 1994-01-11 1998-07-14 Exponential Technology, Inc. Dual-instruction-set architecture CPU with hidden software emulation mode
US5481684A (en) * 1994-01-11 1996-01-02 Exponential Technology, Inc. Emulating operating system calls in an alternate instruction set using a modified code segment descriptor
US5574927A (en) * 1994-03-25 1996-11-12 International Meta Systems, Inc. RISC architecture computer configured for emulation of the instruction set of a target computer
US5638525A (en) * 1995-02-10 1997-06-10 Intel Corporation Processor capable of executing programs that contain RISC and CISC instructions
US6408386B1 (en) * 1995-06-07 2002-06-18 Intel Corporation Method and apparatus for providing event handling functionality in a computer system
US5774686A (en) * 1995-06-07 1998-06-30 Intel Corporation Method and apparatus for providing two system architectures in a processor
JP3623840B2 (ja) * 1996-01-31 2005-02-23 株式会社ルネサステクノロジ データ処理装置及びマイクロプロセッサ
US5963737A (en) * 1996-04-18 1999-10-05 International Business Machines Corporation Interupt vectoring for trace exception facility in computer systems
DE19701166A1 (de) * 1997-01-15 1998-07-23 Siemens Ag Verfahren zur Überwachung der bestimmungsgemäßen Ausführung von Softwareprogrammen
US6631514B1 (en) * 1998-01-06 2003-10-07 Hewlett-Packard Development, L.P. Emulation system that uses dynamic binary translation and permits the safe speculation of trapping operations
JPH11338710A (ja) * 1998-05-28 1999-12-10 Toshiba Corp 複数種の命令セットを持つプロセッサのためのコンパイル方法ならびに装置および同方法がプログラムされ記録される記録媒体
US6480818B1 (en) * 1998-11-13 2002-11-12 Cray Inc. Debugging techniques in a multithreaded environment
US6430674B1 (en) * 1998-12-30 2002-08-06 Intel Corporation Processor executing plural instruction sets (ISA's) with ability to have plural ISA's in different pipeline stages at same time
US7065633B1 (en) * 1999-01-28 2006-06-20 Ati International Srl System for delivering exception raised in first architecture to operating system coded in second architecture in dual architecture CPU
US7275246B1 (en) * 1999-01-28 2007-09-25 Ati International Srl Executing programs for a first computer architecture on a computer of a second architecture
US6763452B1 (en) * 1999-01-28 2004-07-13 Ati International Srl Modifying program execution based on profiling
US7013456B1 (en) * 1999-01-28 2006-03-14 Ati International Srl Profiling execution of computer programs
US7793261B1 (en) * 1999-10-01 2010-09-07 Stmicroelectronics Limited Interface for transferring debug information
US6449712B1 (en) * 1999-10-01 2002-09-10 Hitachi, Ltd. Emulating execution of smaller fixed-length branch/delay slot instructions with a sequence of larger fixed-length instructions
US6446197B1 (en) * 1999-10-01 2002-09-03 Hitachi, Ltd. Two modes for executing branch instructions of different lengths and use of branch control instruction and register set loaded with target instructions
US6609247B1 (en) * 2000-02-18 2003-08-19 Hewlett-Packard Development Company Method and apparatus for re-creating the trace of an emulated instruction set when executed on hardware native to a different instruction set field
US7149878B1 (en) * 2000-10-30 2006-12-12 Mips Technologies, Inc. Changing instruction set architecture mode by comparison of current instruction execution address with boundary address register values
US6760864B2 (en) * 2001-02-21 2004-07-06 Freescale Semiconductor, Inc. Data processing system with on-chip FIFO for storing debug information and method therefor
US6901583B1 (en) * 2001-07-19 2005-05-31 Hewlett-Packard Development Company, L.P. Method for testing of a software emulator while executing the software emulator on a target machine architecture
US7865948B1 (en) * 2001-12-03 2011-01-04 Advanced Micro Devices, Inc. Method and apparatus for restricted execution of security sensitive instructions
US7017030B2 (en) * 2002-02-20 2006-03-21 Arm Limited Prediction of instructions in a data processing apparatus
JP2003256237A (ja) 2002-02-27 2003-09-10 Toshiba Corp 割り込み発生装置、割り込み発生方法および割り込み発生プログラム
GB0225649D0 (en) * 2002-11-04 2002-12-11 Transitive Technologies Ltd Incremental validation
AU2003282365A1 (en) * 2002-11-26 2004-06-18 Mplicity Ltd. A processor capable of multi-threaded execution of a plurality of instruction-sets
EP1628235A1 (en) * 2004-07-01 2006-02-22 Texas Instruments Incorporated Method and system of ensuring integrity of a secure mode entry sequence
US7958335B2 (en) * 2005-08-05 2011-06-07 Arm Limited Multiple instruction set decoding
US7757221B2 (en) * 2005-09-30 2010-07-13 Intel Corporation Apparatus and method for dynamic binary translator to support precise exceptions with minimal optimization constraints

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5680620A (en) * 1995-06-30 1997-10-21 Dell Usa, L.P. System and method for detecting access to a peripheral device using a debug register
GB2374694A (en) * 2001-02-26 2002-10-23 Advanced Risc Mach Ltd Storing instruction set information
CN1450450A (zh) * 2003-05-15 2003-10-22 复旦大学 采用双指令集的32位嵌入式微处理器

Also Published As

Publication number Publication date
MX2009001458A (es) 2009-02-19
KR101019278B1 (ko) 2011-03-07
JP5788370B2 (ja) 2015-09-30
US8352713B2 (en) 2013-01-08
JP5546859B2 (ja) 2014-07-09
CA2658829C (en) 2016-01-05
RU2429525C2 (ru) 2011-09-20
ES2588185T3 (es) 2016-10-31
CA2658829A1 (en) 2008-02-21
KR20090051205A (ko) 2009-05-21
HUE029441T2 (en) 2017-02-28
CN106909501B (zh) 2021-02-05
JP2010500661A (ja) 2010-01-07
CN101501650A (zh) 2009-08-05
BRPI0715163B1 (pt) 2023-05-09
IN2014MN01895A (OSRAM) 2015-07-10
US20080040587A1 (en) 2008-02-14
EP3009936A1 (en) 2016-04-20
EP2054808A1 (en) 2009-05-06
JP2013058217A (ja) 2013-03-28
CN106909501A (zh) 2017-06-30
WO2008021763A1 (en) 2008-02-21
RU2009108321A (ru) 2010-09-20
EP2054808B1 (en) 2016-05-25
BRPI0715163A2 (pt) 2013-06-11

Similar Documents

Publication Publication Date Title
CN106909501B (zh) 比较处理器指令集操作模式的调试电路
US6754856B2 (en) Memory access debug facility
US8261130B2 (en) Program code trace signature
US8261047B2 (en) Qualification of conditional debug instructions based on address
CN107577593B (zh) 使用执行单一步骤来诊断编码
US11803455B2 (en) Processor with debug pipeline
GB2413657A (en) Breakpoint logic unit, debug logic and breakpoint method for a data processing apparatus
US11625316B2 (en) Checksum generation
US7506205B2 (en) Debugging system and method for use with software breakpoint
US10970191B2 (en) Semiconductor device and debug method
JP2019531542A (ja) 処理回路素子に対するトリガ信号のアサーションを制御する装置及び方法
US20190272226A1 (en) Determining instruction execution history in a debugger
CN101233495A (zh) 用于在具有快闪程序存储器的微控制器中提供程序断点的机制
Huang et al. E-RACE, A Hardware-Assisted Approach to Lockset-Based Data Race Detection for Embedded Products
GB2393272A (en) Controlling performance counters within a data processing system
Vranken Debug facilities in the TriMedia CPU64 architecture
Melear Emulation techniques for microcontrollers with internal caches and multiple execution units
JP2008276683A (ja) 試験装置
Burbrink Patterns in Dynamic Slices to Assist in Automated Debugging

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant