CN101458296B - 多产品硅片测试方法 - Google Patents
多产品硅片测试方法 Download PDFInfo
- Publication number
- CN101458296B CN101458296B CN2007100944499A CN200710094449A CN101458296B CN 101458296 B CN101458296 B CN 101458296B CN 2007100944499 A CN2007100944499 A CN 2007100944499A CN 200710094449 A CN200710094449 A CN 200710094449A CN 101458296 B CN101458296 B CN 101458296B
- Authority
- CN
- China
- Prior art keywords
- test
- tested
- product
- silicon wafer
- minimum unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Landscapes
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Testing Of Individual Semiconductor Devices (AREA)
Abstract
Description
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007100944499A CN101458296B (zh) | 2007-12-13 | 2007-12-13 | 多产品硅片测试方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007100944499A CN101458296B (zh) | 2007-12-13 | 2007-12-13 | 多产品硅片测试方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101458296A CN101458296A (zh) | 2009-06-17 |
CN101458296B true CN101458296B (zh) | 2011-06-01 |
Family
ID=40769275
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007100944499A Active CN101458296B (zh) | 2007-12-13 | 2007-12-13 | 多产品硅片测试方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101458296B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN105097501B (zh) * | 2015-07-09 | 2017-10-31 | 无锡中微高科电子有限公司 | Mpw芯片背面金属化方法 |
CN106249627A (zh) * | 2016-08-24 | 2016-12-21 | 苏州哈度软件有限公司 | 一种测试打标设备控制系统 |
CN107271888A (zh) * | 2017-07-31 | 2017-10-20 | 上海华力微电子有限公司 | 一种单个测试芯片实现多个ip芯片测试的方法 |
CN108828382A (zh) * | 2018-07-26 | 2018-11-16 | 上海华虹宏力半导体制造有限公司 | 多芯片集成测试方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
CN101038302A (zh) * | 2006-03-14 | 2007-09-19 | 尔必达存储器株式会社 | 探针卡,该探针卡的设计方法,以及使用该探针卡测试半导体芯片的方法 |
-
2007
- 2007-12-13 CN CN2007100944499A patent/CN101458296B/zh active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4503386A (en) * | 1982-04-20 | 1985-03-05 | International Business Machines Corporation | Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks |
CN101038302A (zh) * | 2006-03-14 | 2007-09-19 | 尔必达存储器株式会社 | 探针卡,该探针卡的设计方法,以及使用该探针卡测试半导体芯片的方法 |
Non-Patent Citations (1)
Title |
---|
JP特开2004-356597A 2004.12.16 |
Also Published As
Publication number | Publication date |
---|---|
CN101458296A (zh) | 2009-06-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102169846B (zh) | 一种在集成电路晶圆测试过程中实现多维变量密码并行写入的方法 | |
US8707227B2 (en) | Method and apparatus for synthesis of multimode x-tolerant compressor | |
KR101989431B1 (ko) | 테스트 블록의 동시실행을 제어하는 단순화된 컨피규레이션을 지원하는 테스트 시스템 | |
CN105022691B (zh) | 一种基于uml图的高度自动化软件测试方法 | |
CN102906579A (zh) | 针对测试组的执行而调度测试布置的测试资源的使用的方法和装置 | |
US7958472B2 (en) | Increasing scan compression by using X-chains | |
CN101458296B (zh) | 多产品硅片测试方法 | |
CN105138461A (zh) | 一种应用程序的接口测试方法及装置 | |
CN106597037A (zh) | 探针卡与测试方法 | |
CN103163450A (zh) | 一种应用于对特定结构fpga进行测试的导航映射方法 | |
CN102004660A (zh) | 一种业务流程的实现方法及装置 | |
CN103605092B (zh) | Wat测试系统及测试方法 | |
Gurkaynak et al. | A functional test methodology for globally-asynchronous locally-synchronous systems | |
CN103165405A (zh) | 一种通过gpib接口实时生成多维变量密码方法 | |
Xiang et al. | Partial scan design based on circuit state information and functional analysis | |
Remmers et al. | Hierarchical DFT methodology-a case study | |
JP5794027B2 (ja) | テストパターン生成装置,テストパターン生成方法およびテストパターン生成プログラム | |
US20090217115A1 (en) | Method for Optimizing Scan Chains in an Integrated Circuit that has Multiple Levels of Hierarchy | |
Agrawal et al. | A distributed, reconfigurable, and reusable BIST infrastructure for test and diagnosis of 3-D-Stacked ICs | |
CN104536878A (zh) | 一种验证并发程序中违反原子性错误是否被正确修复的方法 | |
CN203573309U (zh) | 嵌入式系统存储器的测试结构 | |
CN108226743B (zh) | 一种测试向量的生成方法及装置 | |
CN106338747A (zh) | 基于多模多频oem板卡失锁重捕获测试方法 | |
Pomeranz et al. | $ z $-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs | |
CN100592097C (zh) | 具有板上表征单元的ic |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: SHANGHAI HUAHONG GRACE SEMICONDUCTOR MANUFACTURING Free format text: FORMER OWNER: HUAHONG NEC ELECTRONICS CO LTD, SHANGHAI Effective date: 20131218 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 201206 PUDONG NEW AREA, SHANGHAI TO: 201203 PUDONG NEW AREA, SHANGHAI |
|
TR01 | Transfer of patent right |
Effective date of registration: 20131218 Address after: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 1399 Patentee after: Shanghai Huahong Grace Semiconductor Manufacturing Corporation Address before: 201206, Shanghai, Pudong New Area, Sichuan Road, No. 1188 Bridge Patentee before: Shanghai Huahong NEC Electronics Co., Ltd. |