CN101388745A - Parallel channel decoding apparatus applied in radio multimedia sensor network - Google Patents
Parallel channel decoding apparatus applied in radio multimedia sensor network Download PDFInfo
- Publication number
- CN101388745A CN101388745A CNA2008100599671A CN200810059967A CN101388745A CN 101388745 A CN101388745 A CN 101388745A CN A2008100599671 A CNA2008100599671 A CN A2008100599671A CN 200810059967 A CN200810059967 A CN 200810059967A CN 101388745 A CN101388745 A CN 101388745A
- Authority
- CN
- China
- Prior art keywords
- parallel
- ram
- enable signal
- read
- address generator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Error Detection And Correction (AREA)
Abstract
The invention discloses a decoding device of a parallel communication channel which is applied to a radio multimedia sensing network and comprises a parallel de-interleaving machine, a zero inserting device, a parallel viterbi code converter and a serial-to-parallel converter, the idea of splitting serial data into two ways of parallel data for the decoding operation of the communication channel is adopted, compared with a decoding device of a traditional communication channel, under the same working timepiece condition, the throughput of data is improved by one time through a mode of adding the viterbi code converter by the decoding device of the communication channel of the invention, under the same data rate condition, the working timepiece of the decoding device of the communication channel of the invention can be reduced by half, according to the energy consumption calculating formula of an integrated circuit, the working energy consumption of the decoding device of the communication channel of the invention is only one-fourth percent of the traditional communication channel decoding device, and the problem of energy limitation of the radio multimedia sensing network can be effectively released.
Description
Technical field
The present invention relates to a kind of transmission node of the radio multimedia sensor network network based on OFDM (Orthogonal Frequency Division Multiplexing, OFDM) system, relate in particular to channel decoding device wherein.
Background technology
Along with the develop rapidly of the communication technology, embedded computing technique and sensor technology and increasingly mature, the wireless sensor node with perception, computing capability and communication capacity begins to occur, and has caused people's very big concern.This wireless sensor node constitutes various environment or the monitoring target information in wireless sense network perception in phase, collection and the processing network's coverage area, and is distributed to the user who needs these information.Wireless sense network merges information world in logic with real physical world, profoundly changed the interactive mode of man and nature; Can be widely used in numerous areas such as military affairs, industrial or agricultural control, biologic medical, environmental monitoring.
At present, an importance of sensor network research is how to realize that the simple environment data are (as temperature on the serious limited miniature node of energy, humidity, light intensity etc.) gather, yet transmission and processing., increasingly sophisticated changeable along with monitoring of environmental, the simple data of being obtained by these traditional sensors networks can not satisfy the comprehensive demand of people to environmental monitoring further, press for the amount of information abundant image, audio frequency, medium such as video are incorporated into the environmental monitoring activity based on sensor network, realize fine granularity, the precisely environmental monitoring of information.Thus, multimedia sensor network arises at the historic moment.
In the laying environment of most wireless sensor node, all exist various noises, interference etc., the signal that transmits in the wireless channel is caused damage, reduce the performance of wireless communication system.Therefore, in wireless communication system, all need to add channel coding device, the data that information source is provided encapsulate according to predetermined form, and add some redundant information, the channel code translator of receiving terminal can resist the damage that interference in the wireless channel and noise etc. cause effectively in the cooperation, extracts correct data from the signal of distortion.
In existing multimedia sensor node, channel decoding device comprises deinterleaver, zero insertion device and Convolutional Decoder Assembly.Because the code stream that convolutional encoding obtains is to have very strong correlation, is exactly to utilize this correlation to correct the error code of some bursts in the code stream during decoding.When code stream suffers from the interference that continues the long period and noise, the error code that can cause longer sequence so that decoder can't recover, therefore need be provided with an interleaver behind convolution coder, the code stream of convolutional encoding is broken up, thereby disperseed long-term bit-error sequence.Accordingly, just need to add a deinterleaver at receiving terminal, the code stream that the interleaver of the end that is encoded is broken up is reorganized into orderly code stream.Deinterleaver essence is the predetermined register matrix of size, reads by row after code stream writes by row again.When realizing, construct this register matrix with a RAM usually, the address of coming compute codeword to write by a write address generator, and read the address that address generator comes compute codeword to read by one.At channel quality relatively preferably under the situation, can remove unnecessary redundant data in the code stream of convolution coder coding, change the code check of convolutional encoding, to improve the spectrum efficiency of system, therefore in encoder, be provided with a card punch.Just need a zero insertion device in decoder inside accordingly.The zero insertion device links to each other with deinterleaver, according to predetermined code check, selects the position of zero insertion, inserts zero in the output code flow of deinterleaver, to recover the code stream of original code check.Convolutional Decoder Assembly links to each other with the zero insertion device, deciphers according to maximum-likelihood criterion usually, seek one group with the input code sequence apart from the code word of minimum as court verdict.Convolutional Decoder Assembly adopts the viterbi decoder to realize usually.Described viterbi decoder then is the structure according to the encoder for convolution codes of selecting for use, distance metric value between sequence that calculating rules out and all possible sequence, therefrom select a distance metric value minimum again, promptly the most similar to receiving sequence sequence is as the output of decoding.
In wireless multimedia sensor network, in order to support that to real-time video the transmission of voice etc. needs channel decoder can possess the higher data throughput.All be to realize in traditional sensor node by the work clock that improves decoder, this way needs decoder to be operated on the higher clock on the one hand, as everyone knows, square being directly proportional of energy consumption and work clock in integrated circuit, promptly this mode can cause bigger energy consumption; On the other hand, this mode needs the time-delay of strict constrained path when realizing, increase the difficulty in the design.
Summary of the invention
The object of the present invention is to provide a kind of parallel channel decoding apparatus that is applied to radio multimedia sensor network.The present invention will solve is channel encoder work clock problem of higher in the existing multimedia sensor node.To achieve the above object, the present invention comprises at least: parallel deinterleaver, zero insertion device, parallel viterbi decoder, parallel to serial converter.
Described parallel deinterleaver comprises two onesize RAM, and the write address generator is read address generator.Construct the table that interweaves with RAM, the demodulation code stream of serial is write two RAM successively according to specific sequence of addresses, simultaneously two RAM are carried out read operation by reading address generator during output, obtain the parallel code stream of two-way.
The write address generator produces the enable signal of writing of an address of writing RAM and RAM according to the sequence number of enter code word and the tableau format that interweaves, and the highest order of writing address ram is used to generate the chip selection signal of two RAM.
Read address generator and produce the address of reading RAM according to reading the sequence number of code word and the sequence number of enter code word and the enable signal signal of reading that the zero insertion device provides.
The size of two RAM determined by the size of the selected table that interweaves, and the size of each RAM is half of table size of interweaving.The figure place of each element of RAM has the figure place decision of demodulation result, and they are with the write address generator and read address generator and cooperates and realize that is imported an operation of reading by going by row.
Described zero insertion device is read the enable signal generator by two selectors and one and is formed.Read the enable signal generator and determine the position of zero insertion, and provide the corresponding enable signal of reading according to predefined code check.Two selectors link to each other with constant zero with the two-way output code flow of parallel interleaver respectively, select output code flow or output constant zero by reading enable signal control.
Described parallel viterbi decoder is made up of same clock-driven viterbi decoder by two, respectively the two-way code stream is deciphered processing, the parallel judgement data sequence of output two-way.The viterbi decoder here is identical with viterbi decoder architecture in traditional channel decoder, just introduces no longer in detail here.
Described parallel to serial converter then will walk abreast the parallel judgement data sequence of the two-way of viterbi decoder output according to the information bit in the first via data sequence preceding, the information bit in the second circuit-switched data sequence after word order and be one the tunnel.
In the parallel channel decoding apparatus of the present invention at interleaver, zero insertion device and convolutional code decoder device part all adopt the parallel mode of two-way to handle, compare with traditional channel coding device, under identical work clock condition, channel decoding device of the present invention is by increasing the mode of a viterbi decoding unit, and the throughput of data is doubled; Under the condition of identical data rate, the work clock of channel decoding device of the present invention can reduce half, and according to the energy consumption calculation formula of integrated circuit, the work energy consumption of channel decoding device of the present invention has only 1/4 of traditional channel decoding device.
Description of drawings
Fig. 1 is existing channel decoding device structure chart.
Fig. 2 is the parallel channel decoding apparatus that is applied to multimedia sensing network of the present invention.
Fig. 3 is a parallel deinterleaver structure chart of the present invention.
Fig. 4 is parallel viterbi decoder architecture figure of the present invention.
Embodiment
The invention will be further described below in conjunction with drawings and Examples.
As Fig. 2, Fig. 3 and shown in Figure 4, the present invention includes parallel deinterleaver, zero insertion device, parallel viterbi decoder and parallel to serial converter.
Described parallel interleaver links to each other with demodulator, two onesize RAM, and the write address generator is read address generator.
The write address generator produces the address according to the sequence number of the code stream of input and the tableau format that interweaves, and provides simultaneously and write enable signal.The address highest order that the write address generator produces is used to produce the chip selection signal of two RAM, and all the other are as the write address of two RAM.The table that interweaves with N*M is an example, and the address ram of writing of generation is addr=i*N+j, 0≤i＜M wherein, and 0≤j＜N whenever reads a code word simultaneously, and the value of i adds 1, zero clearing again when i remembers M, the value of j adds 1 simultaneously.
Read address generator and controlled by the enable signal of reading of zero insertion device output, when reading the enable signal signal and be high level, the write address generator adds 1 with the address of output; When the data effective index signal was low level, the write address generator kept the address of output constant.
The size of two RAM determined by the size of the selected table that interweaves, and the size of each RAM is half of table size of interweaving, and the figure place of each element of RAM has the figure place decision of demodulation result.In addition, the write address port of two RAM with write the enable signal port respectively with the writing address signal of write address generator output with write enable signal and link to each other, the write data port described zero insertion device that links to each other with the data of input comprises that two selectors and one read the enable signal generator, read the enable signal generator and determine the position of zero insertion according to predefined code check, and provide the corresponding enable signal of reading, high level is represented read data, and low level represents to insert zero; An input port of two selectors links to each other with the two-way code stream of deinterleaver output respectively, another input port input zero, and two selectors are all by reading enable signal control;
The address signal highest order of write address generator output directly links to each other with the chip selection signal input port of first RAM, links to each other with the chip selection signal input port of second RAM behind the door through non-simultaneously.Two RAM read address port with read the enable signal port respectively with read the address signal of reading that address generator provides and link to each other with the enable signal of reading that the zero insertion device provides.The parallel data flow of data-out port output two-way of two RAM.At write address generator and reading under the Collaborative Control of address generator, two RAM realize parallel deinterleaving functions, will revert to two-way before the interweaving code stream that walks abreast through the serial code stream that interweaves.
Described zero insertion device comprises that two selectors and one read the enable signal generator.Read the enable signal generator and determine the position of zero insertion according to predefined code check, and provide the corresponding enable signal of reading, high level is represented read data, and low level is represented to insert zero, is used for controlling the rhythm of parallel deinterleaver data output and the data of two selector gatings in the zero insertion device.Two selectors correspond respectively to the two-way output of parallel deinterleaver, and two input ports of first selector link to each other with constant zero with the first via output of parallel deinterleaver respectively; Two input ports of corresponding second selector link to each other with constant zero with the second tunnel output of parallel deinterleaver respectively.Two selectors are all controlled by reading the enable signal generator, when to read enable signal be high, and first input port output of gating, otherwise then second input port output of gating.
Described parallel viterbi decoder is made up of same clock-driven viterbi decoder by two, two viterbi decoders are continuous respectively at the output of two selectors, handle carrying out viterbi decoding respectively, obtain the parallel judgement data sequence of two-way through the parallel code stream of the two-way behind the zero insertion.
Described parallel to serial converter links to each other with parallel viterbi decoder, the judgement data sequence that the two-way of parallel viterbi decoder output is parallel according to the information bit in the first via data sequence preceding, the information bit in the second circuit-switched data sequence after order and be that one tunnel judgement data sequence is as decoded output.
In sum in the parallel channel decoding apparatus of the present invention at interleaver, zero insertion device and convolutional code decoder device section Divide and all adopt the parallel mode of two-way to process, compare with traditional channel coding device, in identical work Under the Clock, channel decoding device of the present invention will be counted by increasing the mode of a viterbi decoding unit According to throughput be doubled; Under the condition of identical data rate, channel decoding device of the present invention Work clock can reduce half, according to the energy consumption calculation formula of integrated circuit, channel decoding device of the present invention The work energy consumption only have 1/4 of traditional channel decoding device, can effectively alleviate the radio multimedia sensor network energy Limited problem.
Claims (4)
1. a parallel channel decoding apparatus that is applied to radio multimedia sensor network is characterized in that this device comprises: a parallel deinterleaver, a zero insertion device, a parallel viterb decoder, a parallel to serial converter;
Described parallel deinterleaver comprises a write address generator, reads address generator and two RAM that size is identical for one; The write address generator produces a RAM writing address signal and a RAM writes enable signal; Read RAM of address generator generation and read address signal; Two RAM are used for making up the table that interweaves;
Described zero insertion device comprises that two selectors and one read the enable signal generator, inserts zero in through the code stream of punching, to recover the code stream sequence of original code check; Read one of enable signal generator generation and read enable signal; Selector is used for selecting output code word or constant zero;
Described parallel viterbi decoder comprises two viterbi decoders, to carrying out viterbi decoding through the parallel code stream of the two-way of zero insertion; Described parallel to serial converter is combined into one the tunnel with the judgement data of two viterbi decoder outputs, exports as decoded result.
2, a kind of parallel channel decoding apparatus that is applied to radio multimedia sensor network as claimed in claim 1 is characterized in that parallel deinterleaver comprises a write address generator, reads address generator and two RAM that size is identical for one; The write address generator produces a RAM writing address signal and a RAM writes enable signal; A RAM who reads the address generator generation reads address signal and reads enable signal to control two RAM simultaneously, and the data of two RAM outputs flow as the two-way parallel output data of parallel deinterleaver; Two RAM are used for making up the table that interweaves.
3, a kind of parallel channel decoding apparatus that is applied to radio multimedia sensor network as claimed in claim 1, it is characterized in that: described zero insertion device is read the enable signal generator by two selectors and one and is formed, and reads enable signal and produces the data of reading two selector gatings of enable signal control according to the code check of selecting; Two selectors are handled the parallel code stream of the two-way of parallel deinterleaver output respectively, determine gating code stream or constant zero according to the level of reading enable signal.
4, a kind of parallel channel decoding apparatus that is applied to radio multimedia sensor network as claimed in claim 1, it is characterized in that: described parallel viterbi decoder is made up of two viterbi decoders, and each decoder is deciphered two channel parallel datas through zero insertion separately.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100599671A CN101388745B (en) | 2008-03-05 | 2008-03-05 | Parallel channel decoding apparatus applied in radio multimedia sensor network |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008100599671A CN101388745B (en) | 2008-03-05 | 2008-03-05 | Parallel channel decoding apparatus applied in radio multimedia sensor network |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101388745A true CN101388745A (en) | 2009-03-18 |
| CN101388745B CN101388745B (en) | 2012-11-07 |
Family
ID=40477944
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008100599671A Expired - Fee Related CN101388745B (en) | 2008-03-05 | 2008-03-05 | Parallel channel decoding apparatus applied in radio multimedia sensor network |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101388745B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102136879A (en) * | 2010-08-24 | 2011-07-27 | 华为技术有限公司 | Data de-interleaving method and device |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100364301C (en) * | 2003-03-17 | 2008-01-23 | 西南交通大学 | Parallel Turbo coding-decoding method based on block processing for error control of digital communication |
| CN100369403C (en) * | 2006-02-20 | 2008-02-13 | 东南大学 | Parallel realizing method accepted by iterative detection decoding of wireless communication system |
-
2008
- 2008-03-05 CN CN2008100599671A patent/CN101388745B/en not_active Expired - Fee Related
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102136879A (en) * | 2010-08-24 | 2011-07-27 | 华为技术有限公司 | Data de-interleaving method and device |
| WO2011144144A1 (en) * | 2010-08-24 | 2011-11-24 | 华为技术有限公司 | Data de-interleaving method and device thereof |
| CN102136879B (en) * | 2010-08-24 | 2013-04-24 | 华为技术有限公司 | Data de-interleaving method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101388745B (en) | 2012-11-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101087181B (en) | A method for removing interweaving and speed match | |
| CN101083512B (en) | Dual-binary system tailbaiting Turbo code coding method and apparatus | |
| CN101425871B (en) | Multi-element error correcting code transmitting and receiving apparatus, data communication system and related method | |
| CN102142928B (en) | Methods for interleaving and deinterleaving external code coding output codons and interleaving and deinterleaving devices | |
| UA89217C2 (en) | Parser for plurality of data steams in a communication system | |
| CN104618068B (en) | Bit Interleaved Coded Modulation device and method for wireless broadcast communication system | |
| CN101986584A (en) | Rate de-matching device and method in 3GPP LTE | |
| CN101969311B (en) | High-speed parallel segmented staggering Viterbi decoding method | |
| CN106453185B (en) | A kind of IDMA system improved method based on CCSK modulation | |
| CN1323110A (en) | Estimating method and equipment for wideband code division multiple access transmitting speed rate | |
| CN101286816B (en) | Parallel channel encoding apparatus applicable in multimedia sensor network | |
| CN109150383A (en) | A kind of coding method of Polar code and device | |
| CN104486033B (en) | A kind of descending multimode channel coded system and method based on C RAN platforms | |
| CN102064839B (en) | High-speed and low-power-consumption Viterbi decoder | |
| CN101931453A (en) | Random sequence-based method for interleave-division multiple-access system | |
| CN101388745B (en) | Parallel channel decoding apparatus applied in radio multimedia sensor network | |
| CN103986557A (en) | LTE Turbo code parallel block decoding method with low path delay | |
| CN100581089C (en) | Woven convolutional code error detection and correction coder, and encoder in TD-SCDMA system | |
| CN1638293B (en) | Communication method and communication terminal equipment, receiving and transmitting-receiving method | |
| CN101488833A (en) | Uplink channel encoding method and downlink channel decoding method for TD-SCDMA system | |
| CN101399633B (en) | Interference resisting method combining Reed-Solomon code with grid coding modulation technique | |
| CN101540651A (en) | Method and device for realizing column interleaving | |
| CN102361460B (en) | General high speed parallel cycle interleaving Viterbi decoding method | |
| CN106253912B (en) | The Turbo code translator and method of compatible two generation DVB-RCS | |
| CN201042007Y (en) | Short distance radio frequency spreading communication system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| ASS | Succession or assignment of patent right |
Owner name: CAS JIAXING WIRELESS SENSOR NETWORK ENGINEERING CE Free format text: FORMER OWNER: CAS JIAXING CENTER MICROSYSTEMS INTITUTE BRANCH CENTER Effective date: 20100129 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20100129 Address after: 2, building 1, No. 778 Asia Pacific Road, Nanhu District, Zhejiang, Jiaxing Province, China: 314000 Applicant after: Jiaxing Wireless Sensor Network Engineering Center, Chinese Academy of Sciences Address before: A, building four, block JRC, Asia Pacific Road, Nanhu District, Zhejiang City, Jiaxing Province, China: 314000 Applicant before: Microsystem Inst. Branch Center, Jiaxing Center, CAS |
|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121107 Termination date: 20180305 |