CN101354686A - Method and apparatus for supporting different inductors of firmware - Google Patents

Method and apparatus for supporting different inductors of firmware Download PDF

Info

Publication number
CN101354686A
CN101354686A CNA2008102229490A CN200810222949A CN101354686A CN 101354686 A CN101354686 A CN 101354686A CN A2008102229490 A CNA2008102229490 A CN A2008102229490A CN 200810222949 A CN200810222949 A CN 200810222949A CN 101354686 A CN101354686 A CN 101354686A
Authority
CN
China
Prior art keywords
firmware
inductor
assembly code
pseudo
eeprom
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2008102229490A
Other languages
Chinese (zh)
Inventor
牛同斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuxi Vimicro Corp
Original Assignee
Vimicro Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Vimicro Corp filed Critical Vimicro Corp
Priority to CNA2008102229490A priority Critical patent/CN101354686A/en
Publication of CN101354686A publication Critical patent/CN101354686A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Stored Programmes (AREA)

Abstract

The invention discloses a method and a device for firmware support of different sensors. The device for firmware support of the different sensors comprises a processor which comprises firmware, the sensors and an EEPROM which is used for storing pseudo assembly codes comprising configuration information of the sensors, wherein the processor, the sensors and the EEPROM are connected with each other through an I2C bus, and the processor is also connected with the sensors through a data bus; and when the configuration information of the sensors is required to be reinitialized, the pseudo assembly codes in the EEPROM are parsed by the processor which comprises the firmware and converted into standard assembly code commands and then the sensors are configured. The method and the device are provided with the EEPROM by utilization of the I2C bus to realize firmware support of the generalization and dynamic state of the sensors.

Description

A kind of method of supporting different inductors of firmware and device thereof
Technical field
The present invention relates to a kind of method and device thereof of supporting different inductors of firmware.
Background technology
Along with the development of chip technology, the process chip that contains firmware has stable and non-maintaining advantage, has obtained bigger development.
Mostly firmware is to be solidificated on the process chip and will drives certain inductor works normally, and will support different inductors, often needs to write again firmware.And write firmware again, just need carry out flow again.Again the workload of flow is big, and the time cycle is long, is unsuitable for the universalization of product, promptly to the support of different inductors.
Moreover real-time change is wanted in the parameter setting of some specific inductors, and this just need carry out initialization to it under different situations, and obviously, the firmware that is solidificated on the process chip does not satisfy dynamic needs.
Therefore, the process chip that contains firmware adds the single structure of the inductor of supporting, has not satisfied the requirement of process chip universalization and mobilism.
Summary of the invention
In view of this, solve in the process chip firmware, need to add the structure that certain hardware is adjusted its simplification, the invention provides a kind of method and device thereof of brand-new supporting different inductors of firmware the universalization and the mobilism support of inductor.
According to a first aspect of the invention, provide a kind of method of supporting different inductors of firmware, may further comprise the steps:
Storage comprises the pseudo-assembly code of inductor configurations information in EEPROM;
When inductor need reinitialize configuration information, by firmware described pseudo-assembly code is resolved, be converted to the instruction of standard assembly code;
Standard assembly code instruction after described firmware will be changed is carried out and inductor is configured.
According to a second aspect of the invention, provide a kind of device of supporting different inductors of firmware, comprised the processor that contains firmware, inductor, comprise the EEPROM of the pseudo-assembly code of inductor configurations information in order to storage, wherein:
Processor, inductor and EEPROM are connected by the I2C bus, and processor also is connected by data bus with inductor;
When inductor need reinitialize configuration information, by the processor that contains firmware pseudo-assembly code among the described EEPROM is resolved, be converted to standard assembly code instruction and inductor is configured.
The present invention utilizes the I2C bus interface of processor, inductor and EEPROM, introduce EEPROM, comprise the pseudo-assembly code of inductor configurations information in order to storage, so just realized firmware, reduced the cost that technology realizes the universalization of inductor and the support of mobilism.
Description of drawings
Below with reference to accompanying drawings specific embodiments of the present invention is described in detail, wherein:
Fig. 1 is a structure drawing of device of the present invention; And
Fig. 2 is a workflow diagram of the present invention.
Embodiment
In order to realize that firmware to the universalization of inductor and the support of mobilism, the invention provides a kind of method and device thereof of supporting different inductors of firmware.Next will specify this method and device thereof.
Fig. 1 illustrates structure drawing of device of the present invention.As shown in Figure 1, this device comprises the processor that contains firmware, inductor 1 and inductor 2, and EEPROM, wherein: processor, inductor 1 and inductor 2 and EEPROM are connected by the I2C bus, and processor also is connected by data bus with inductor.
When inductor 1 or 2 need reinitialize configuration information, by the processor that contains firmware pseudo-assembly code among the described EEPROM is resolved, be converted to standard assembly code instruction and inductor 1 or 2 is configured.
In one embodiment, inductor is that the type that parameter is adjusted in real time is set, as the imaging inductor of camera or camera.What need dynamically change and setting is the time shutter of inductor.When inductor need reinitialize configuration information, by the processor that contains firmware pseudo-assembly code among the described EEPROM is resolved, be converted to standard assembly code instruction and inductor is configured, the time shutter of also promptly setting inductor gets final product.
Specifically, the firmware of process chip solidifies often, and will support different inductors, often needs to utilize exposure formula manipulation function in real time the time shutter of inductor to be made amendment.If firmware is after solidifying, the exposure-processed function can't be revised.Utilize the I2C interface of system to support EEPROM, in EEPROM, add one piece of data (the pseudo-assembly code that also promptly comprises inductor configurations information).When inductor needs initialization, firmware is read the pseudo-assembly code in the ram space of system or system from EEPROM, when finding to need to revise the time shutter, by pseudo-assembly code analysis program the pseudo-assembly code among the RAM is resolved, the assembly code execution command that converts standard to is carried out, and realizes the calculation exposure time and is write the function of inductor the time shutter.
Fig. 2 illustrates workflow diagram of the present invention.As shown in Figure 2, this technical scheme comprises peripheral operation and built-in function two parts.The concrete steps of peripheral operation are: the text of editor TXT also is the pseudo-assembly code of text formatting, and this pseudo-assembly code comprises the configuration information of inductor; Through the operation of PC, be converted to the Bin file that processor can be discerned by PC end software; The Bin file storage in EEPROM.
The step of built-in function is: when inductor needs initial configuration, read in the processor leaving among the EEPROM Bin file in, or among the RAM, the Bin file that comprise inductor configurations information this moment is the data form; After firmware (code form) parsing in the processor, be converted to the code formatted file, also be real assembly language; Carried out by firmware, inductor is configured and drives with conversion back code file.
Next, the form of described pseudo-assembly code and the form of dependent instruction are described further, specific as follows:
Pc holds order format
[instruction title]
Data movement instruction:
The MOV data transmit
Arithmetic operation instruction:
The ADD add instruction
The SUB subtraction instruction
The MUL multiplying order
The DIV divide instruction
The instruction that rems of RDIV division
Logic instruction:
The instruction of AND logical and
The instruction of 0R logical OR
The ROR right shift instruction
The ROL left shift instruction
Conditional branch instruction:
LARGE judges whether greater than instruction
CJNE judges whether to equal instruction
The END instruction of END IF block
Delaye statement:
DELAY postpones the time of appointment
The Sensor operational order:
WSEN writes the Sensor instruction
RSEN reads the Sensor instruction
The EEPROM operational order:
WE2P writes a byte in EEPROM
RE2P reads a byte from EEPROM
Batch Write instruction:
BDATA is provided with the data of Batch Write
BSTART is provided with and startup Batch Write
[order format]
Order format: instruction word destination operand, source operand CMD AIM, SOURCE
SOURCE:R0, R1, R2, R3, T, TIMES, address, several immediately
AIM:R0, R1, R2, R3, T, TIMES, address, several immediately
[operand format]
Operand comprises register, address, counts immediately.
Data type separately:
R0-R3 DWORD
T DWORD
TIMES WORD
Address WORD
Count 1-4BYTE immediately
[register]
The operable register of system is: R0, R1, R2, R3, T, TIMES, totally 6.Wherein R0-R3 is a common register, is used to deposit temporary variable.
T and TIMES are used for AE formula (exposure-processed formula), and its special function is arranged, and can not be used for public register and use.
[address]
System can visit the value in the register of Chip, and format write is: [operand].
" [] " is used to identify the value representation address of operand but not data; Operand that can presentation address can be register and count immediately that wherein register can only be these four registers of R0-R3; Number is 2 byte lengths immediately.
[counting immediately]
The length of Shuoing can be the 1-4 byte immediately; Number is directly used numerals immediately, can be with 10 systems and 16 system modes (front adds " 0x ").
Can be expressed as numeral 1234: 1,234 10 systems
0x,4D2 16 systems
[conditional statement form]
The form of conditional statement is:
LARGE/CJNEAIM,SOURCE
Condition is genuine handling procedure
END
Condition is false handling procedure
END
LARGE judges that whether the value of AIM is greater than SOURCE;
CJNE judges whether AIM equates with SOURCE.
Whether two handling procedures all must have two END corresponding with the condition judgment instruction no matter need.
The binary code of conditional statement correspondence is:
The binary code of conditional statement+
Condition be genuine handling procedure degree (2 byte)+condition be genuine handling procedure binary code+
Condition be false handling procedure degree (2 byte)+condition for the binary code of false handling procedure+
That is to say that for binary code, each condition judgment statement also has 4 bytes to represent the length of true and false two handling procedures except instruction length itself.
[order format]
Instruction word The instruction word machine The destination operand type The source operand type Command function
The device sign indicating number
MOV 0x01 Register, address Register, address, several immediately Be used for source operand is written to destination operand
ADD 0x02 Register, address Register, address, several immediately Destination operand is added source operand, and the result is write in the destination operand.
SUB 0x03 Register, address Register, address, several immediately
MUL 0x04 Register, address Register, address, several immediately Destination operand and source operand are multiplied each other, and the result is write in the destination operand.
DIV 0x05 Register, address Register, address, several immediately Destination operand is removed source operand, and the result is write in the destination operand.
RDIV 0x06 Register, address Register, address, several immediately Destination operand is removed source operand, and remainder is write in the destination operand.
AND 0x07 Register, address Register, address, several immediately With destination operand step-by-step and last source operand, and the result write in the destination operand.
0R 0x08 Register, address Register, address, several immediately With the destination operand step-by-step with or source operand, and the result write in the destination operand.
ROR 0x09 Register, address Register, address, several immediately With the move to right figure place of source operand appointment of destination operand, and the result write in the destination operand.
ROL 0x0A Register, address Register, address, several immediately With the move to left figure place of source operand appointment of destination operand, and the result write in the destination operand.
END Do not have Do not have Do not have Only be used to indicate the end of judgement formula branch, do not produce machine code.
LARGE 0x10 Register, address, several immediately Register, address, several immediately Comparison order if destination operand greater than source operand, is then carried out first branch, otherwise is carried out second branch.
CJNE 0x11 Register, address, several immediately Register, address, several immediately Comparison order if destination operand equals source operand, is then carried out first branch, otherwise carries out second branch.
DELAY 0x0F Do not have Register, address, several immediately The time that postpones appointment; Parameter is that firmware carries out for round-robin number of times.
WSEN 0x20 The address Register, address, several immediately The data of source operand are write in the Sensor address of destination operand appointment.
RSEN 0x21 Register, address The address Read in the Sensor address of appointment from source operand
Fetch data and be written in the destination operand.
WE2P 0x22 The address Register, address, several immediately The data of source operand are write in the eeprom address of destination operand appointment.
RE2P 0x23 Register, address The address Reading of data is written in the destination operand in the eeprom address of appointment from source operand.
BDATA 0x30 Register, address, several immediately Register, address, several immediately Be used for writing register information to Batch Write variable.Source operand is deposited the data of the register that will write.Destination operand is deposited the address of the register that will write.The sequence number of register begins to be arranged in order according to the appearance of BDATA instruction in proper order among the Batch Write.After each BSTART instruction, sequence number is again since 0.
BSTART 0x31 Do not have Register, address, several immediately Batch Write attribute is set, and starts Batch Write operation.Deposit the number of registers group in the source operand.
[machine code form]
Instruct finally can become to be translated into machine code, deposit in EEPROM, be used for the firmware correlation functions and carry out.
Form can be: instruction word (1 byte)+operand identification (1 byte)
+ destination operand (address or data, variable-length)
+ source operand (address or data, variable-length)
Instruction word, operand identification and each operand are described as follows:
<instruction word 〉
The machine code value that instruction is corresponding.
<operand identification 〉
The attribute that is used for recognition purpose operand and source operand, just which kind of variable this operand is, counts if comprise immediately, also will identify its data length; Bit0-bit3 is used for the attribute of identification sources operand, and bit4-bit7 is used for the attribute of recognition purpose operand.If be address or data, then operation mark or last its length corresponding identification value of address or data to be represented its attribute and length.
Length mark is represented with 2bit, has 4 kinds of length, and the corresponding relation of length and sign is as follows:
1 byte corresponding identification is 0x00 (00b)
2 byte corresponding identification are 0x01 (01b)
3 byte corresponding identification are 0x02 (10b)
4 byte corresponding identification are 0x03 (11b)
The value of each variable in sign is:
Operand Operand identification (4bit)
R0 0x00(0000b)
R1 0x01(0001b)
R2 0x02(0010b)
R3 0x03(0010b)
T 0x04(0011b)
TIMES 0x05(0101b)
Reserve 0x06(0110b)
Number format address immediately 0x07(0111b)
The register format address 0x08(1000b) [R0]1000b [R1]1001b [R2]1010b [R3]1011b
Count immediately 0x0C (1100b) 1 byte 1100b 2 byte 1101b 3 byte 1110b 4 byte 1111b
<destination operand 〉:
If destination operand is address or data, then be used for the value of storage address or data, length is identical with the length of operand identification, the deposit data form is big end mode, promptly high position data is preceding, low data after.
If destination operand is other type, then not needing destination operand, destination operand length is 0.
<source operand 〉:
If but the source operand is address or data, then be used for the value of storage address or data, length is identical with the length of operand identification, and the deposit data form is big end mode, and promptly high position data is preceding, low data after.
If source operand is other type, then not needing source operand, source operand length is 0.
Instruction length is: 2+ destination operand length+source operand length.
[the binary code storage format that control information is used]
When VASM is used in control information, handle outside the binary code data of VASM itself, also need extra data to identify the attribute of these binary code data.
The storage format of formula is:
The total length of formula (2 byte)+// refer to the total length of back data
The kind of the form that formula comprises (1 byte)+// suppose to have the n kind
The formula type of form 1 (1 byte)+//VGA, CIF etc.
The offset address (2 byte) of the formula of form 1 in the formula data+
// offset address calculates from initial beginning of formula data
...
The formula type of form 1 (n byte)+//VGA, CIF etc.
The offset address (2 byte) of the formula of form n in the formula data+
Formula data (variable)
Wherein the form of formula data is:
The length of the formula of form 1 (2 byte)+
The formula data (variable) of form 1
...
The length of the formula of form n (2 byte)+
The formula data (variable) of form n
The form of formula data is: VASM binary code length (2 byte)+binary code data
Wherein, length is meant the length of binary data, does not comprise VASM binary code length itself.
Further, with to inductor resolution be set to exemplify example and describe.
The Test.vasm file comprises the pseudo-assembly code of inductor resolution configuration information, and it is the TXT text formatting, and code is as follows in detail:
@VGA
//uTemp=(t+224)/892;
MOV R0, t
ADD R0,224
DIV R0,892
//pBatchWrite->Reg[0].Value=uTemp;
BDATA 0x09,R0
//AeBatchWrite(pBatchWrite);
BSTART 1
At as above code,, do following detailed description in conjunction with relevant requirements such as the order format among the present invention and operand and numbers immediately:
@VGA
Resolution to inductor is provided with;
//uTemp=(t+224)/892;
The explanatory notes of the computation process of uTemp function;
MOV R0,t
Variable t is sent to common register R0;
ADD R0,224
Immediately several 224 with common register R0 in t numerical value carry out addition, simultaneously the result is composed to common register R0;
DIV R0,892
Numerical value among the common register R0 divided by several 892 immediately, and is composed a result of being divided by to common register R0;
//pBatchWrite->Reg[0].Value=uTemp;
The explanatory notes part is promptly composed the value of uTemp to pBatchWrite->Reg[0] .Value;
BDATA 0x09,R0
The value of common register R0 is composed to register 0x09, the data of BatchWrite promptly are set;
//AeBatchWrite(pBatchWrite);
Start the note of write operation in batches;
BSTART 1
The BatchWrite attribute is set, when being genuine, starts the BatchWrite operation.
Get back to above-mentioned Test.vasm file, externally under the non-productive operation of PC, the conversion through PC end software becomes Test.Bin to this Test.vasm file, is binary Bin file.
This Bin file storage is to eeprom chip inside.Processor is read among the RAM of system or system's setting the Bin file in the eeprom chip by the I2C bus.By the processor firmware code it being made an explanation, is the code form by the data format conversion promptly.Simultaneously, carried out one by one, be configured by the resolution of I2C bus again inductor.
More than specific descriptions of the present invention are intended to illustrate the implementation of specific embodiments can not be interpreted as it is limitation of the present invention.Those of ordinary skills can make various variants on the basis of the embodiment that describes in detail under instruction of the present invention, these variants all should be included within the design of the present invention.The present invention's scope required for protection is only limited by described claims.

Claims (10)

1. the method for a supporting different inductors of firmware is characterized in that, may further comprise the steps:
Storage comprises the pseudo-assembly code of inductor configurations information in EEPROM;
When inductor need reinitialize configuration information, by firmware described pseudo-assembly code is resolved, be converted to the instruction of standard assembly code;
Standard assembly code instruction after described firmware will be changed is carried out and inductor is configured.
2. the method for supporting different inductors of firmware as claimed in claim 1 is characterized in that, and is further comprising the steps of before above step:
Is the pseudo-assembly code conversion of the TXT text formatting that comprises inductor configurations information the analysable pseudo-assembly code of firmware, and stores in EEPROM.
3. the method for supporting different inductors of firmware as claimed in claim 2 is characterized in that, the analysable pseudo-assembly code of described firmware is the Bin file layout.
4. the method for supporting different inductors of firmware as claimed in claim 3, it is characterized in that, the described pseudo-assembly code that comprises inductor configurations information is used to be provided with the time shutter of inductor exposure-processed function, wherein, the instruction of standard assembly code after described firmware will be changed is carried out, and the calculation exposure time also writes inductor to the time shutter.
5. the method for supporting different inductors of firmware as claimed in claim 1, it is characterized in that, the process of in described EEPROM, storing the pseudo-assembly code and described pseudo-assembly code being resolved by firmware, and inductor is carried out initial configuration all adopt the I2C bus to carry out.
6. the device of a supporting different inductors of firmware comprises the processor that contains firmware, inductor, comprises the EEPROM of the pseudo-assembly code of inductor configurations information in order to storage, wherein:
Processor, inductor and EEPROM are connected by the I2C bus, and processor also is connected by data bus with inductor;
When inductor need reinitialize configuration information, by the processor that contains firmware pseudo-assembly code among the described EEPROM is resolved, be converted to standard assembly code instruction and inductor is configured.
7. the device of supporting different inductors of firmware as claimed in claim 6, it is characterized in that, the described EEPROM of being stored in comprises the pseudo-assembly code of inductor configurations information, be used to be provided with the time shutter of inductor exposure-processed function, wherein, the instruction of standard assembly code after described firmware will be changed is carried out, and the calculation exposure time also writes inductor to the time shutter.
8. the device of supporting different inductors of firmware as claimed in claim 6, it is characterized in that, the described EEPROM of being stored in comprises the pseudo-assembly code of inductor configurations information, is that the pseudo-assembly code conversion by the TXT text formatting is the analysable Bin file of firmware, and is stored among the EEPROM.
9. the device of supporting different inductors of firmware as claimed in claim 6 is characterized in that, also comprises RAM:
The described processor that contains firmware reads in the pseudo-assembly code among the RAM when the code of pseudo-assembly described in the EEPROM is resolved, and is resolved the assembly code of the standard that is converted to by firmware.
10. as the device of each described supporting different inductors of firmware of claim 6 to 9, it is characterized in that described inductor is the sensitization inductor of camera or camera special use.
CNA2008102229490A 2008-09-24 2008-09-24 Method and apparatus for supporting different inductors of firmware Pending CN101354686A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2008102229490A CN101354686A (en) 2008-09-24 2008-09-24 Method and apparatus for supporting different inductors of firmware

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2008102229490A CN101354686A (en) 2008-09-24 2008-09-24 Method and apparatus for supporting different inductors of firmware

Publications (1)

Publication Number Publication Date
CN101354686A true CN101354686A (en) 2009-01-28

Family

ID=40307503

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2008102229490A Pending CN101354686A (en) 2008-09-24 2008-09-24 Method and apparatus for supporting different inductors of firmware

Country Status (1)

Country Link
CN (1) CN101354686A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102981950A (en) * 2012-10-31 2013-03-20 索尔思光电(成都)有限公司 Transfer method of optical module firmware visualization
WO2018232714A1 (en) * 2017-06-22 2018-12-27 深圳传音制造有限公司 Dual camera module, terminal apparatus and method for burning a dual camera module

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102981950A (en) * 2012-10-31 2013-03-20 索尔思光电(成都)有限公司 Transfer method of optical module firmware visualization
CN102981950B (en) * 2012-10-31 2015-09-09 索尔思光电(成都)有限公司 A kind of transfer method of optical module firmware visualization
WO2018232714A1 (en) * 2017-06-22 2018-12-27 深圳传音制造有限公司 Dual camera module, terminal apparatus and method for burning a dual camera module

Similar Documents

Publication Publication Date Title
CN1790326B (en) System for synchronizing natural language input element and graphical user interface
CN100565452C (en) Componentized embedded system information retrieval system and method
US9304608B2 (en) Stylus device
CN100586768C (en) Hardware system structure of intellectualized full-graphics automobile instrument
CN112491998B (en) Message pushing method and related equipment
US20180088859A1 (en) Adaptive self-configuring sensor node
CN115269006A (en) Machine code instruction conversion method and device, electronic equipment and readable storage medium
US20100088185A1 (en) Utilizing extra text message space
CN115455166A (en) Method, device, medium and equipment for detecting abnormality of intelligent dialogue system
CN112181924A (en) File conversion method, device, equipment and medium
CN101354686A (en) Method and apparatus for supporting different inductors of firmware
CN109408506A (en) Table data processing method and device
US7707336B2 (en) Universal serial bus (USB) system with single port and host controller thereof
CN114500421B (en) Message processing method and system
CN112306473B (en) Program interface parameter transmission method, system and related equipment
CN103325360B (en) A kind of field type LCD display method
CN101257591A (en) Digital multimedia receiving apparatus and extending display identification data reading method thereof
WO2023104143A1 (en) Vector shuffling method, processor, and electronic device
CN112306472A (en) Program interface parameter transmission method, system and related equipment
CN112181411A (en) Menu generation method, menu generation device and diagnosis equipment
CN101140577A (en) Zihui enquiring system and method
CN107943923B (en) Telegram code database construction method, telegram code identification method and device
CN104899316A (en) Game data serialization and deserialization processing method and device
CN101276315B (en) Direct memory access controller for dynamically regulating transmission data width and method thereof
CN106649724A (en) Information display method and device and user terminal

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: WUXI VIMICRO ELECTRONIC CO., LTD.

Free format text: FORMER OWNER: BEIJING ZHONGXING MICROELECTRONICS CO., LTD.

Effective date: 20110201

C41 Transfer of patent application or patent right or utility model
COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: 100083 16/F, SHINING BUILDING, NO.35, XUEYUAN ROAD, HAIDIAN DISTRICT, BEIJING TO: 214028 NATIONAL INTEGRATED CIRCUIT DESIGN PARK (CHUANGYUAN BUILDING), NO.21-1, CHANGJIANG ROAD, NEW DISTRICT, WUXI CITY, JIANGSU PROVINCE

TA01 Transfer of patent application right

Effective date of registration: 20110201

Address after: 214028 national integrated circuit design Park, Changjiang Road, New District, Jiangsu,, Wuxi

Applicant after: Wuxi Vimicro Co., Ltd.

Address before: 100083 Haidian District, Xueyuan Road, No. 35, the world building, the second floor of the building on the ground floor, No. 16

Applicant before: Beijing Vimicro Corporation

C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20090128