CN101339812A - Storage apparatus reading method, system and storage apparatus test apparatus - Google Patents
Storage apparatus reading method, system and storage apparatus test apparatus Download PDFInfo
- Publication number
- CN101339812A CN101339812A CNA2008101342956A CN200810134295A CN101339812A CN 101339812 A CN101339812 A CN 101339812A CN A2008101342956 A CNA2008101342956 A CN A2008101342956A CN 200810134295 A CN200810134295 A CN 200810134295A CN 101339812 A CN101339812 A CN 101339812A
- Authority
- CN
- China
- Prior art keywords
- memory storage
- pointed
- read
- pointer
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a memory device reading method which comprises the steps as follows: a pointer, which is created by a control device and points to a start address location of a memory device, is read; the address location pointed to by the pointer is taken as a start point, and the information contained in a designated number of address locations is continuously read; the pointer is caused to point to an address location next to the address location of the information read finally, and the pointer is moved back to carry out the procedure of taking the address location pointed to by the pointer as the start point and continuously reading the information contained in the designated number of address locations until all the information in the memory is read out. The invention also discloses a memory device reading system and a memory device testing apparatus. The memory device reading method, the memory device reading system and the memory device testing apparatus provided by the invention can improve the utilization ratio of pins and reduces the cost of encapsulation and chips.
Description
Technical field
The present invention relates to integrated circuit (IC) design and measuring technology, be specifically related to a kind of storage apparatus reading method and system, and a kind of storage apparatus test apparatus.
Background technology
At present, in the integrated circuit application, Nonvolatile memory devices has obtained application more and more widely owing to the information that still can preserve wherein in various embedded solutions after down circuitry.Nonvolatile memory devices be divided into usually can be repeatedly erasable the flash-type memory storage, and only can carry out once non-volatile memory erasable but that can repeatedly read.Wherein, non-volatile memory generally comprises electric Ke Bian Cheng Rong silk (EFUSE) and One Time Programmable memory storage (OTP) etc., owing to have above-mentioned once erasable, the characteristics that repeatedly read, can improve that embedded system is soft, the integrated level of hardware, thereby the system failure that the maloperation owing to default software or system that can avoid may occurring on the memory storage of other type brings, thereby can improve the intensity of embedded system, in embedded solution, be widely used as solidifying storage unit.
As mentioned above, can carry out two kinds of basic operations of read and write (hereinafter the write operation to non-volatile memory being called the burning operation) to non-volatile memory to meet the common custom in this area.Owing to be merely able to carry out burning operation, therefore whether need memory storage after the checking burning operation whether can normally read and read information identical with the information that burning is entered, thereby at integrated circuit testing with in using, operation to non-volatile memory is divided into burning usually and reads two kinds, wherein read and further comprise twice: carry out (hereinafter referred to as reading before the encapsulation) before reading in encapsulation for the first time, be used to guarantee that the information (hereafter is a burning information) that information (hereafter reads information) that read storage device obtains and burning enter is identical, confirm that promptly burning operates successfully; Read for the second time then carrying out (hereinafter referred to as reading after the encapsulation) after the encapsulation, do not damage memory storage when being used to guarantee to encapsulate.
Fig. 1 shows the synoptic diagram of a kind of typical 16 non-volatile memories and function pin thereof, and wherein each functions of pins is as shown in table 1 below:
| The port title | The I/O type | Functional description |
| A[2:0] | Input port | The row address input port |
| B[3:0] | Input port | The column address input port |
| Dout[15:0] | Output port | Data-out port |
| ENB | Input port | Memory storage enable port (low level is effective) |
| READ | Input port | Memory storage reads enable port (high level is effective) |
| PROGRAM | Input port | Burning enable port (high level is effective) |
| FSOURCE | Input port | Burning level input port |
| VDD | Power port | The memory storage power port |
| GND | Power port | Grounding ports |
Table 1
When memory storage being carried out the burning operation, shown in Fig. 2 (a), burning control device 201 is loaded into the burning control signal on the control pin of memory storage 202; Memory storage as shown in table 1, the burning control signal during burning is shown in Fig. 2 (b), as seen from the figure:
When ENB, READ signal when low:
During t1～t1 ', PROGRAM is positioned at the high level period, in the address location that FSOURCE signal writing line address signal A and column address signal B is specified (it is high that the FSOURCE among the figure is always, but as the burning signal, the content of burning is freely selected as required);
During t2～t2 ', PROGRAM is positioned at the high level period, in the address location that FSOURCE signal writing line address signal A and column address signal B is specified.
So continue according to this sequential organization, until full detail is burnt in the memory storage.
After burning is finished, read before memory storage encapsulated, shown in Fig. 3 (a), read control device 301 will read on the control pin that control signal is loaded into memory storage 302; The clock signal that reads before the described encapsulation is shown in Fig. 3 (b), as seen from the figure:
When the ENB signal is low, when the READ signal is high:
Memory read goes out information and the output in the address location of row address signal A and column address signal B appointment; According to this sequential organization, the full detail in reading memory storage.
Identical to encapsulating the required clock signal of the preceding read operation of the back memory storage operation of reading and encapsulation, repeat no more herein.
Owing to also need memory storage is read after the encapsulation, described memory storage is not damaged when guaranteeing to encapsulate, and all control pin package of memory storage need be come out when therefore encapsulating.For chip design manufacturer, the packaging cost of chip is closely related with the number of pins that encapsulates, and for the chip of realizing identical function, the number of pins that encapsulates is few more, packaging cost is just low more, thereby the overall manufacturing cost of this chip is just low more; In like manner, for the pin package mode of similar number, the utilization factor of each pin is high more, and then packaging cost is just low more, thereby the overall manufacturing cost of this chip is just low more.
Yet as seen by foregoing description, after being encapsulated, reads by described memory storage, must all encapsulate by the pin with memory storage in when encapsulation, therefore existing read method is relatively poor to different packaged type adaptive facultys, and packaging cost and chip cost are higher.
Summary of the invention
The embodiment of the invention provides a kind of storage apparatus reading method and system, can improve the pin utilization factor, reduces encapsulation and chip cost.
The embodiment of the invention provides a kind of storage apparatus test apparatus, can improve the pin utilization factor, reduces encapsulation and chip cost.
Be first aspect that achieves the above object, technical scheme of the present invention specifically is achieved in that
A kind of storage apparatus reading method, the described system that reads comprises read control device and memory storage, this method comprises:
Described read control device is created the pointer that points to described memory storage start address position;
Address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously;
With pointed and this adjacent next address position, position, locational information location of reading at last, returning and carrying out described address location with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading described memory storage.
The method that described read control device is created the pointer that points to memory storage start address position comprises:
Read control device is optional register from the register addressing space, sets up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register.
Address location with described pointed is a starting point, and the method that reads the information that the address location comprised of specified quantity continuously comprises:
First row of being expert at from the position, current address of pointed read canned data in each row of this row continuously; Or from first row of position, the current address column of pointed, read continuously this be listed as each capable in canned data.
When described first row of being expert at from the position, current address of pointed, read continuously in each row of this row during canned data, the method for described next address position that pointed is adjacent with this position, locational information location of reading at last is with the pointed next line;
First row when described position, current address column from pointed, read this continuously and be listed as in each row during canned data, the method for described next address position that pointed is adjacent with this position, locational information location of reading at last is with the pointed next column.
Read after all information in the described memory storage, this method also further comprises:
The information of receiving/storing device output is exported with serial mode after converting thereof into the form that meets the data bus bit wide.
Described memory storage is a non-volatile memory.
A kind of memory storage reading system, this system comprises:
Read control device, be used to initiate memory storage is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage start address position, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage;
Memory storage is used for canned data, and accepts the pointer inquiry of described read control device, pointer is traveled through the information output in the memory address locations of process.
Described read control device comprises:
The pointer creation module, be used for from the optional register in the register addressing space of read control device, set up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register;
The pointer spider module, first row that are used for being expert at from the position, current address of pointed read each row canned data in this row continuously; Or, read each capable canned data in these row continuously from first row of position, the current address column of pointed; Read the back notice pointed update module that finishes;
The pointed update module, be used for notice according to the pointer spider module, the next line that traversing operation is expert at or the next column of traversing operation column be as the position, current address of pointed, and information that will this current address location returns to the pointer spider module.
This system also further comprises:
Data converting circuit is used for the information that reads that receiving/storing device is exported, and converts thereof into the form that meets the data bus bit wide, exports with serial mode.
Described memory storage is a non-volatile memory.
As seen from the above technical solutions, this storage apparatus reading method and the system of the embodiment of the invention, read control device is set, utilize read control device to create the pointer that points to memory storage, read the information of preserving in the memory storage so that verify judgement line by line or by the traversing operation of row by pointer, because described read control device only needs to introduce basic function pins such as power supply and clock signal outside chip, reduced the number of pins that need encapsulate, therefore improve the utilization factor of pin, and reduced encapsulation and chip cost.
Be another aspect that achieves the above object, technical scheme of the present invention specifically is achieved in that
A kind of storage apparatus test apparatus comprises mode selector, operating and setting device and memory storage reading system, and described memory storage reading system comprises read control device and memory storage;
Described mode selector, be used in the wafer scale stage, the test mode select signal of receiving chip outside, when described test mode select signal represents to enter the memory storage test pattern, with each port mapping of memory storage to the chip on the corresponding multiplexing pins and the notifying operation setting device;
Described operating and setting device is used for the notice according to mode selector, the operating and setting signal of receiving chip outside, and the control signal of gating is outputed to the control port of memory storage correspondence according to described operating and setting signal;
Described read control device, be used to initiate memory storage is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage start address position, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage;
Described memory storage, be used to receive the control signal of operating and setting device gating, when described operating and setting device gating read-write control signal, according to the burning control signal with burning signal write storage device or Receipt Validation control signal and export self canned data; When described operating and setting device gating carry out pointer inquiry read control signal the time, accept the pointer inquiry of described read control device, pointer is traveled through the information output in the memory address locations of process, described memory storage also is used for canned data.
Described operating and setting device comprises:
Operating and setting module before the encapsulation, be used for before encapsulation notice according to mode selector, the operating and setting signal of receiving chip outside, when described operating and setting signal indication is read and write when effective, gating is from the burning control signal of chip multiplexing pins and output to the control port of memory storage correspondence, or gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage correspondence; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage correspondence from read control device;
Encapsulation back operating and setting module, the operating and setting signal of receiving chip outside when being used for after encapsulation, reading, when described operating and setting signal indication is read and write when effective, gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage correspondence; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage correspondence from read control device.
Described read control device comprises:
The pointer creation module, be used for from the optional register in the register addressing space of read control device, set up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register;
The pointer spider module, first row that are used for being expert at from the position, current address of pointed read each row canned data in this row continuously; Or, read each capable canned data in these row continuously from first row of position, the current address column of pointed; Read the back notice pointed update module that finishes;
The pointed update module, be used for notice according to the pointer spider module, the next line that traversing operation is expert at or the next column of traversing operation column be as the position, current address of pointed, and information that will this current address location returns to the pointer spider module.
This system also further comprises:
Data converting circuit is used for the information that reads that receiving/storing device is exported, and converts thereof into the form that meets the data bus bit wide, exports with serial mode.
Described memory storage is a non-volatile memory.
As seen from the above technical solutions, this storage apparatus test apparatus of the embodiment of the invention, by read control device is set, utilize read control device to create the pointer that points to memory storage, read the information of preserving in the memory storage line by line or by the traversing operation of row by pointer, reduced the number of pins that need encapsulate; Improve the pin utilization factor, reduced packaging cost and chip cost.
Description of drawings
Fig. 1 is the synoptic diagram of non-volatile memory and function pin thereof in the prior art.
Fig. 2 (a) is for carrying out the apparatus structure synoptic diagram of burning operation to memory storage in the prior art.
Fig. 2 (b) is for carrying out the control signal synoptic diagram of burning operation to memory storage in the prior art.
The apparatus structure synoptic diagram of Fig. 3 (a) for reading before memory storage being encapsulated in the prior art.
The control signal synoptic diagram of Fig. 3 (b) for reading before memory storage being encapsulated in the prior art.
Fig. 4 is for being used for the schematic flow sheet of non-volatile memory read method in the embodiment of the invention.
Fig. 5 is used for non-volatile memory reading system structural representation in the embodiment of the invention.
Fig. 6 is used for non-volatile memory testing apparatus structural representation in the embodiment of the invention.
Embodiment
For making purpose of the present invention, technical scheme and advantage clearer, below with reference to the accompanying drawing embodiment that develops simultaneously, the present invention is described in more detail.
According to prior art as can be known, before described memory storage encapsulation, after the needed clock signal of read operation identical, and cause the read operation after the not high reason of pin utilization factor is to encapsulate described clock signal need be added on the control pin of memory storage under the prior art, and these control pins do not re-use in chip use subsequently, therefore the basic thought of the embodiment of the invention is to provide a kind of method and system, it can be produced under the control of chip exterior signal reads (before comprising encapsulation memory storage, after read) required clock signal, thereby can be when chip be encapsulated will memory storage all control pin package come out.
Therefore, the embodiment of the invention at first provides a kind of storage apparatus reading method, is used for the information of memory storage is read, and the described system that reads comprises read control device and memory storage.
As shown in Figure 4, comprising:
Step 401: read control device is created the pointer that points to described memory storage start address position;
Step 402: the address location with pointed is a starting point, reads the information that the address location comprised of specified quantity continuously;
Step 403:, return step 402, all information in reading memory storage with pointed and this adjacent next address position, position, locational information location of reading at last.
Wherein, step 401 can specifically comprise:
Read control device is optional register from the register addressing space, sets up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register.
According to of the description of prior art part to the memory storage read operation, memory storage adopts the two-dimensional array of rank addresses formation to represent each memory address locations usually as can be known, therefore, memory storage start address position described in the step 401, first row of ordinary representation memory storage, the storage unit address position of first row.
In step 402, be starting point with the address location of described pointed, the method that reads the information that the address location comprised of specified quantity continuously comprises:
First row of being expert at from the position, current address of pointed read canned data in each row of this row continuously; Or from first row of position, the current address column of pointed, read continuously this be listed as each capable in canned data.
Correspondingly, in the step 403, the method for described next address position that pointed is adjacent with this position, locational information location of reading at last comprises:
First row of in step 402, being expert at from the position, current address of pointed, read continuously this row each be listed as in behind the canned data, with the pointed next line;
In step 402 from first row of position, the current address column of pointed, read continuously this be listed as each capable in behind the canned data, with the pointed next column.
The embodiment of the invention also provides a kind of memory storage reading system, and described memory storage is a non-volatile memory, and non-volatile memory can be compiled journey Rong silk and One Time Programmable memory storage for electricity.It forms structure as shown in Figure 5, comprising: read control device 510, memory storage 520;
Read control device 510, be used to initiate memory storage 520 is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage 520 start address positions, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage 520;
Wherein, further comprise in the read control device 510: pointer creation module 511, pointer spider module 512 and pointed update module 513;
Need to prove,, so also comprise data converting circuit 530 (not shown among Fig. 5) usually in the described system because the information of reading from memory storage 520 does not always meet the bit wide of the employed data bus of data transmission;
Data converting circuit 530, the information that reads that is used for receiving/storing device 520 outputs, convert thereof into output again behind the form that meets the data bus bit wide, simultaneously can also be further in data converting circuit 350 will and the data-switching bunchiness line output of line output, improve reading speed.
Because the conversion that data converting circuit 530 carries out data bit width belongs to those skilled in the art's conventional means, therefore be not described in further detail in this article.
By as seen above-mentioned, storage apparatus reading method that the embodiment of the invention provides and system, read control device is set, utilize read control device to create the pointer that points to memory storage, read the information of preserving in the memory storage so that verify judgement line by line or by the traversing operation of row by pointer, because described read control device only needs to introduce basic function pins such as power supply and clock signal outside chip, therefore reduced the number of pins that need encapsulate, improve the utilization factor of pin, and reduced packaging cost.
The embodiment of the invention also further provides a kind of storage apparatus test apparatus, and described memory storage is a non-volatile memory, and non-volatile memory can be compiled journey Rong silk and One Time Programmable memory storage for electricity.Form structure as shown in Figure 6, comprising: mode selector 600, operating and setting device 610, read control device 620 and memory storage 630;
Mode selector 600, be used in the wafer scale stage, the test mode select signal of receiving chip outside, when described test mode select signal represents to enter the non-volatile memory test pattern, with each port mapping of non-volatile memory to the chip on the corresponding multiplexing pins and notifying operation setting device 610;
So-called multiplexing pins, with described memory storage 630 is example, be meant between the pin (being pin of chip) of the integrated circuit at the pin of memory storage 630 and its place and set up multiplexing one to one relation, each pin of memory storage 630 is a multiplexing pins of corresponding chip respectively, so, then entire chip can be mapped as memory storage 630, realize operation memory storage 630 by operation to the multiplexing pins on the chip.By the mode of pin multiplexing, can effectively reduce the number of pins that need encapsulate, improve the utilization factor of chip pin, thereby reduce packaging cost and chip cost.
Operating and setting device 610 is used for the notice according to mode selector 600, the operating and setting signal of receiving chip outside, and the control signal of gating is outputed to the control port of memory storage 630 correspondences according to described operating and setting signal;
Read control device 620, be used to initiate memory storage 630 is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage 630 start address positions, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage 630;
Memory storage 630, be used to receive the signal of operating and setting device 610 gatings, when described operating and setting device 610 gating read-write control signal, according to the burning control signal with burning signal write storage device 630, or Receipt Validation control signal and export self canned data; When described operating and setting device 610 gatings carry out pointer inquiry read control signal the time, accept the pointer inquiry of described read control device 620, pointer is traveled through the information output in the memory address locations of process, described memory storage also is used for canned data.
Wherein, comprise in the described operating and setting device 610: operating and setting module 611 and encapsulation back operating and setting module 612 before the encapsulation;
Operating and setting module 611 before the encapsulation, be used for before encapsulation notice according to mode selector 600, the operating and setting signal of receiving chip outside, when described operating and setting signal indication is read and write when effective, gating is from the burning control signal of chip multiplexing pins and output to the control port of memory storage 630 correspondences, or gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage 630 correspondences; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage 630 correspondences from read control device 620.
Encapsulation back operating and setting module 612, the operating and setting signal of receiving chip outside when being used for after encapsulation, reading, when described operating and setting signal indication is read and write when effective, gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage 630 correspondences; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage 630 correspondences from read control device 620.
Further comprise in the read control device 620: pointer creation module 621, pointer spider module 622 and pointed update module 623;
Pointer creation module 621, be used for from the optional register in the register addressing space of read control device 620, set up the pointer of the corresponding relation of this register of expression and memory storage 630 start address positions, and the current address positional information of this pointed is kept in the described register;
Pointer spider module 622, first row that are used for being expert at from the position, current address of pointed read each row canned data in this row continuously; Or, read each capable canned data in these row continuously from first row of position, the current address column of pointed; Read the back notice pointed update module 623 that finishes.
Pointed update module 623, be used for notice according to pointer spider module 622, the next line that traversing operation is expert at or the next column of traversing operation column be as the position, current address of pointed, and information that will this current address location returns to pointer spider module 622.
In addition, output terminal at memory storage can also further be connected to DTU (Data Transfer unit) 640 (not shown among Fig. 6), the information that is used for receiving/storing device 630 outputs, export with serial mode after converting thereof into the form that meets the data bus bit wide, improve reading speed, also can reduce to be mapped to the number that carries out multiplexing output pin on the chip pin simultaneously.
By as seen above-mentioned, this storage apparatus test apparatus of the embodiment of the invention, by read control device is set, utilize read control device to create the pointer that points to memory storage, read the information of preserving in the memory storage line by line or by the traversing operation of row by pointer, reduced the number of pins that need encapsulate; Improve the pin utilization factor, reduced packaging cost and chip cost.In addition, preferred embodiment of the present invention also by pin multiplexing, makes this system to carry out read operation by multiplexing pins, has improved the adaptive faculty of this system to different packaged types, and further improved the pin utilization factor, reduced packaging cost and chip cost.
Simultaneously; understand easily, the above is preferred embodiment of the present invention only, is not to be used to limit spirit of the present invention and protection domain; equivalent variations that any those of ordinary skill in the art made or replacement all should be considered as being encompassed within protection scope of the present invention.
Claims (15)
1, a kind of storage apparatus reading method, the described system that reads comprises read control device and memory storage, it is characterized in that, this method comprises:
Described read control device is created the pointer that points to described memory storage start address position;
Address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously;
With pointed and this adjacent next address position, position, locational information location of reading at last, returning and carrying out described address location with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading described memory storage.
2, method according to claim 1 is characterized in that, the method that described read control device is created the pointer that points to memory storage start address position comprises:
Read control device is optional register from the register addressing space, sets up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register.
3, method according to claim 1 is characterized in that, is starting point with the address location of described pointed, and the method that reads the information that the address location comprised of specified quantity continuously comprises:
First row of being expert at from the position, current address of pointed read canned data in each row of this row continuously; Or from first row of position, the current address column of pointed, read continuously this be listed as each capable in canned data.
4, method according to claim 3 is characterized in that,
When described first row of being expert at from the position, current address of pointed, read continuously in each row of this row during canned data, the method for described next address position that pointed is adjacent with this position, locational information location of reading at last is with the pointed next line;
First row when described position, current address column from pointed, read this continuously and be listed as in each row during canned data, the method for described next address position that pointed is adjacent with this position, locational information location of reading at last is with the pointed next column.
5, method according to claim 1 is characterized in that, reads after all information in the described memory storage, and this method also further comprises:
The information of receiving/storing device output is exported with serial mode after converting thereof into the form that meets the data bus bit wide.
According to each described method in the claim 1 to 5, it is characterized in that 6, described memory storage is a non-volatile memory.
7, a kind of memory storage reading system is characterized in that, this system comprises:
Read control device, be used to initiate memory storage is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage start address position, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage;
Memory storage is used for canned data, and accepts the pointer inquiry of described read control device, pointer is traveled through the information output in the memory address locations of process.
8, system according to claim 7 is characterized in that, described read control device comprises:
The pointer creation module, be used for from the optional register in the register addressing space of read control device, set up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register;
The pointer spider module, first row that are used for being expert at from the position, current address of pointed read each row canned data in this row continuously; Or, read each capable canned data in these row continuously from first row of position, the current address column of pointed; Read the back notice pointed update module that finishes;
The pointed update module, be used for notice according to the pointer spider module, the next line that traversing operation is expert at or the next column of traversing operation column be as the position, current address of pointed, and information that will this current address location returns to the pointer spider module.
9, system according to claim 7 is characterized in that, this system also further comprises:
Data converting circuit is used for the information that reads that receiving/storing device is exported, and converts thereof into the form that meets the data bus bit wide, exports with serial mode.
According to each described system in the claim 7 to 9, it is characterized in that 10, described memory storage is a non-volatile memory.
11, a kind of storage apparatus test apparatus comprises mode selector, operating and setting device and memory storage reading system, and described memory storage reading system comprises read control device and memory storage, it is characterized in that:
Described mode selector, be used in the wafer scale stage, the test mode select signal of receiving chip outside, when described test mode select signal represents to enter the memory storage test pattern, with each port mapping of memory storage to the chip on the corresponding multiplexing pins and the notifying operation setting device;
Described operating and setting device is used for the notice according to mode selector, the operating and setting signal of receiving chip outside, and the control signal of gating is outputed to the control port of memory storage correspondence according to described operating and setting signal;
Described read control device, be used to initiate memory storage is carried out the control signal of pointer inquiry, the control signal of described pointer inquiry comprises: create the pointer that points to memory storage start address position, address location with described pointed is a starting point, reads the information that the address location comprised of specified quantity continuously; With pointed and this adjacent next address position, position, locational information location of reading at last, the position, current address of continuing to carry out with described pointed is starting point and the information that the address location was comprised that reads specified quantity continuously, all information in reading memory storage;
Described memory storage, be used to receive the control signal of operating and setting device gating, when described operating and setting device gating read-write control signal, according to the burning control signal with burning signal write storage device or Receipt Validation control signal and export self canned data; When described operating and setting device gating carry out pointer inquiry read control signal the time, accept the pointer inquiry of described read control device, pointer is traveled through the information output in the memory address locations of process, described memory storage also is used for canned data.
12, equipment according to claim 11 is characterized in that, described operating and setting device comprises:
Operating and setting module before the encapsulation, be used for before encapsulation notice according to mode selector, the operating and setting signal of receiving chip outside, when described operating and setting signal indication is read and write when effective, gating is from the burning control signal of chip multiplexing pins and output to the control port of memory storage correspondence, or gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage correspondence; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage correspondence from read control device;
Encapsulation back operating and setting module, the operating and setting signal of receiving chip outside when being used for after encapsulation, reading, when described operating and setting signal indication is read and write when effective, gating is from the access control signal of chip multiplexing pins and output to the control port of memory storage correspondence; Read-only when effective when described operating and setting signal indication, gating reads control signal and it is outputed to the control port of memory storage correspondence from read control device.
13, equipment according to claim 11 is characterized in that, described read control device comprises:
The pointer creation module, be used for from the optional register in the register addressing space of read control device, set up the pointer of the corresponding relation of this register of expression and memory storage start address position, and the current address positional information of this pointed is kept in the described register;
The pointer spider module, first row that are used for being expert at from the position, current address of pointed read each row canned data in this row continuously; Or, read each capable canned data in these row continuously from first row of position, the current address column of pointed; Read the back notice pointed update module that finishes;
The pointed update module, be used for notice according to the pointer spider module, the next line that traversing operation is expert at or the next column of traversing operation column be as the position, current address of pointed, and information that will this current address location returns to the pointer spider module.
14, equipment according to claim 11 is characterized in that, this system also further comprises:
Data converting circuit is used for the information that reads that receiving/storing device is exported, and converts thereof into the form that meets the data bus bit wide, exports with serial mode.
According to each described equipment in the claim 11 to 14, it is characterized in that 15, described memory storage is a non-volatile memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101342956A CN101339812B (en) | 2008-08-04 | 2008-08-04 | Storage apparatus test apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2008101342956A CN101339812B (en) | 2008-08-04 | 2008-08-04 | Storage apparatus test apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101339812A true CN101339812A (en) | 2009-01-07 |
| CN101339812B CN101339812B (en) | 2011-04-06 |
Family
ID=40213852
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2008101342956A Active CN101339812B (en) | 2008-08-04 | 2008-08-04 | Storage apparatus test apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101339812B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102169463A (en) * | 2011-04-28 | 2011-08-31 | 杭州华三通信技术有限公司 | Inter-integrated circuit (IIC) bus-based manufacturing information acquisition method and equipment |
| CN102348125A (en) * | 2010-07-30 | 2012-02-08 | 上海炬力集成电路设计有限公司 | Video data reception system verification method and apparatus thereof |
| CN111224896A (en) * | 2020-01-06 | 2020-06-02 | 苏州雄立科技有限公司 | Multi-pointer message management method and device |
| CN112216333A (en) * | 2020-09-30 | 2021-01-12 | 深圳市宏旺微电子有限公司 | Chip testing method and device |
-
2008
- 2008-08-04 CN CN2008101342956A patent/CN101339812B/en active Active
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102348125A (en) * | 2010-07-30 | 2012-02-08 | 上海炬力集成电路设计有限公司 | Video data reception system verification method and apparatus thereof |
| CN102348125B (en) * | 2010-07-30 | 2014-03-05 | 上海炬力集成电路设计有限公司 | Video data reception system verification method and apparatus thereof |
| CN102169463A (en) * | 2011-04-28 | 2011-08-31 | 杭州华三通信技术有限公司 | Inter-integrated circuit (IIC) bus-based manufacturing information acquisition method and equipment |
| CN102169463B (en) * | 2011-04-28 | 2013-10-23 | 杭州华三通信技术有限公司 | Inter-integrated circuit (IIC) bus-based manufacturing information acquisition method and equipment |
| CN111224896A (en) * | 2020-01-06 | 2020-06-02 | 苏州雄立科技有限公司 | Multi-pointer message management method and device |
| CN111224896B (en) * | 2020-01-06 | 2022-06-24 | 苏州雄立科技有限公司 | Multi-pointer message management method and device |
| CN112216333A (en) * | 2020-09-30 | 2021-01-12 | 深圳市宏旺微电子有限公司 | Chip testing method and device |
| CN112216333B (en) * | 2020-09-30 | 2024-02-06 | 深圳市宏旺微电子有限公司 | Chip testing method and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101339812B (en) | 2011-04-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100383774B1 (en) | Memory strcutre for improving bus efficiency of system adopting common interface | |
| CN101354907B (en) | Multi-chip package reducing power-up peak current | |
| CN100589204C (en) | Memory unit, memory system and integrated circuit and method for configurating ready/busy signals | |
| CN105474319B (en) | For configuring the device and method of the I/O of the memory of mixing memory module | |
| CN103098136B (en) | Line termination method and apparatus | |
| US7149135B2 (en) | Multi chip package type memory system and a replacement method of replacing a defect therein | |
| US9355685B2 (en) | Multi-chip package and memory system | |
| CN101281494A (en) | System and method for using dynamic random access memory and flash memory | |
| CN101916593B (en) | Memory test system | |
| CN101339812B (en) | Storage apparatus test apparatus | |
| CN103985648A (en) | Wafer-level packaging method for semiconductor and semiconductor packaging part | |
| US9552287B2 (en) | Data management method, memory controller and embedded memory storage apparatus using the same | |
| JP7279258B2 (en) | METHOD OF TESTING MEMORY DEVICE USING LIMITED NUMBER OF TEST PINS AND MEMORY DEVICE USING THE METHOD | |
| CN101326585B (en) | Memory using a single-node data, address and control bus | |
| CN104733007B (en) | Semiconductor devices and semiconductor system including semiconductor devices | |
| CN101167141A (en) | Test system for storage chip in MCP or SIP | |
| CN104516684A (en) | Data processing system, microcontroller and semiconductor device | |
| CN101971265A (en) | Methods for manufacturing a stack of memory circuits and for addressing a memory circuit, corresponding stack and device | |
| CN100357753C (en) | Test arrangement and method for selecting a test mode output channel | |
| CN211719590U (en) | Communication interface and packaging structure | |
| CN101488465B (en) | Chip feature configuring method and chip | |
| US6909624B2 (en) | Semiconductor memory device and test method thereof | |
| CN101944391A (en) | Test method of one time programmable read-only memory and one time programmable read-only memory | |
| CN105474187A (en) | Mapping memory controller connectors to memory connectors | |
| CN101246741B (en) | System, device, method and packaging structure using flaw memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20170612 Address after: 519085 C District, 1# workshop, No. 1, science and technology No. four road, hi tech Zone, Zhuhai, Guangdong, China Patentee after: ACTIONS (ZHUHAI) TECHNOLOGY Co.,Ltd. Address before: 519085 No. 1, unit 15, building 1, 1 Da Ha Road, Tang Wan Town, Guangdong, Zhuhai Patentee before: Juli Integrated Circuit Design Co., Ltd. |
|
| TR01 | Transfer of patent right | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 519085 High-tech Zone, Tangjiawan Town, Zhuhai City, Guangdong Province Patentee after: ACTIONS TECHNOLOGY Co.,Ltd. Address before: 519085 High-tech Zone, Tangjiawan Town, Zhuhai City, Guangdong Province Patentee before: ACTIONS (ZHUHAI) TECHNOLOGY Co.,Ltd. |
|
| CP01 | Change in the name or title of a patent holder |