CN101330284B - Apparatus for correcting time constant and correlation method thereof - Google Patents
Apparatus for correcting time constant and correlation method thereof Download PDFInfo
- Publication number
- CN101330284B CN101330284B CN 200710112013 CN200710112013A CN101330284B CN 101330284 B CN101330284 B CN 101330284B CN 200710112013 CN200710112013 CN 200710112013 CN 200710112013 A CN200710112013 A CN 200710112013A CN 101330284 B CN101330284 B CN 101330284B
- Authority
- CN
- China
- Prior art keywords
- voltage
- coupled
- capacity cell
- clock signal
- capacitance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims description 20
- 239000003990 capacitor Substances 0.000 claims description 40
- 238000004088 simulation Methods 0.000 claims description 20
- 238000010586 diagram Methods 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 230000007246 mechanism Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
Images
Landscapes
- Networks Using Active Elements (AREA)
Abstract
The invention discloses a time constant correcting device which comprises a first voltage generating circuit for using a first current flowing through a capacitive component to generate a first voltage; a second voltage generating circuit for using a second current flowing through an impedance component to generate a second voltage; and a comparator circuit for comparing the first voltage with the second voltage to generate a comparison signal; wherein, an analog adjusting element is arranged on the first voltage generating circuit, and is used for adjusting the first voltage according to the comparison signal till the first voltage is equal to the second voltage, so that the first current flows across an equivalent capacitance value corresponding to the capacitive component and the second current flows across a time constant corresponding to an equivalent impedance value corresponding to the impedance component to achieve a predetermined value.
Description
Technical field
The present invention relates to a kind of time constant calibration circuit, particularly a kind of application simulation adjustment mechanism is adjusted the time constant calibration circuit and the correlation technique thereof of electric capacity or current source.
Background technology
In many communications application circuits, all need to use filter, wherein, resistor ﹠ capacitor filter (R.C.filter) is littler than active filters (gmC filter) because of its variability, so it is more easy to control in design, therefore favored by each side, yet the resistance capacitance element often exist variation on technology, make the actual value and the design load of capacity resistance cime constant (RC time constant) disagree, and then influence the usefulness of circuit and the accuracy of frequency response.Under not calibrated situation, the actual value of capacity resistance cime constant and the gap between the design load even can be up to ± 30%
-50% (looking used electric capacity and resistance kind); Relatively, the frequency response of this circuit also will have the skew of surprising amplitude like this, and this will be unfavorable for the circuit of frequency response accurately very much.
At this capacity resistance cime constant error that is caused because of technology variation, develop the circuit and the method that many automatic frequency adjustment.Please refer to Fig. 1, Fig. 1 is the circuit structure diagram of existing apparatus for correcting time constant 100.As shown in Figure 1, apparatus for correcting time constant 100 includes one first voltage generation circuit 110, one second voltage generation circuit 120 and a comparison circuit 130.First voltage generation circuit 110 includes a clock signal generator 112, a fixed current source 114 (is used to provide certain electric current I
C) and a switch capacitor circuit 140.Switch capacitor circuit 140 includes one first capacity cell C1 (it is a variable-capacitance element), first switch element 142, second switch element 143, the second capacity cell Cs1 and the 3rd switch element 145.Clock signal generator 112 can produce one first clock signal respectively
An and second clock signal
, wherein, first clock signal
And second clock signal
Do not overlap the mutually clock of (non-overlapped) is used for driving switch capacitor circuit 140 to produce the first voltage Vc.Second voltage generation circuit 120 comprises a differential circuit 122, a fixed current source 123 (being used to provide certain electric current I c), a transistor 124 and another fixed current source 125 and (is used to provide certain electric current K*Ic and flows through an impedance component R1 to produce one second voltage Vr.Comparison circuit 130 includes a comparator 132 and a Digital Logic 134, wherein, comparator 132 can compare the second voltage Vr and the band gap reference voltage Vref opens or closes per unit electric capacity to produce a comparison signal and to deliver to Digital Logic 134 to produce a digital handle, and then adjusts the last capacitance size of capacitor C 1.Please note, prior art must have a band gap reference voltage circuit (bandgap referencevoltage circuit) to produce required band gap reference voltage Vref, yet, because this band gap reference voltage circuit has been widely used in the types of applications scope, so that a stable reference voltage is provided in a temperature range, its running is to know known to this skill person with function, so do not give unnecessary details in addition at this.
Please note, the purpose of existing apparatus for correcting time constant 100 is to keep regular time constant R1 * C1 by adjusting variable capacitance C1, in simple terms, in this circuit, use two mathematics identities, at first, from the viewpoint of second potential circuit 120, reference voltage Vr is: Vr=K * Ic * R1, and with reference voltage V
rCompare with the band gap reference voltage Vref, can get Vref=K * Ic * R1 when stable state, then, from the viewpoint of first potential circuit 110, clock signal generator 112 can produce first clock signal
And second clock signal
, and first clock signal
And second clock signal
It is the clock (its cycle is T) that does not overlap mutually, be used for driving switch capacitor circuit 140 to produce the first voltage Vc, therefore when electric current I c charges to capacitor C 1 in one-period, can produce the first voltage Vc on the capacitor C 1 is: Vc=Ic * T/ (2 * C1), when clock discharges to capacitor C 1, capacitor C s1 can keep voltage Vc, and when Vc=Vref, R1 * C1=T/2K, because T and K are known constant, therefore time constant is a definite value, and the control mode of this circuit produces digital handle opening or closing per unit electric capacity and then to adjust the size of last capacitance for using comparator 132, yet, this kind utilizes digital handle to adjust the circuit of capacitance, if resolution will be got well, just must design quite a lot of specific capacitance branch that adds switch, therefore be not suitable for using the electric capacity amplifying technique.
, system single chip (SoC) has become at present the main flow of integrated circuit (IC) design, and phase-locked loop or be indispensable for system single chip based on the application of phase-locked loop.Knowing this skill person should understand easily, and when the progress of CMOS (Complementary Metal Oxide Semiconductor) technology, transistorized area also can be along with dwindling, but does not comprise the passive device in the chip.Low pass filter is the wherein a part of of phase-locked loop, it is made up of with electric capacity resistance, in the past few years, low pass filter always designs at the external reduction chip area of chip and saves production cost, and in today, it then is trend than the compliance with system single-chip that low pass filter is integrated in the chip, yet, these passive devices but still need take most chip area, so how to reduce the area of these passive devices, have become very important problem on the circuit design.
Summary of the invention
A main purpose of the present invention is to provide a kind of apparatus for correcting time constant and correlation technique thereof to solve the above problems.Disclose a kind of apparatus for correcting time constant in an embodiment of the present invention, it includes: one first voltage generation circuit, and it uses one first electric current to flow through a capacity cell to produce one first voltage; One second voltage generation circuit, it uses one second electric current to flow through an impedance component to produce one second voltage; An and comparison circuit, be used for this first voltage and this second voltage relatively to produce a comparison signal, wherein, this first voltage generation circuit is provided with a simulation and adjusts element, be used for adjusting this first voltage, till this first voltage equals this second voltage and makes this first electric current flow through this capacity cell pairing one equivalent capacitance and this second electric current to flow through the pairing time constant of this impedance component pairing one equivalent resistance value and reach a predetermined value according to this comparison signal.Preferably, this first voltage generation circuit includes: a clock signal generator, be used for producing one first clock signal and a second clock signal, and this first clock signal and this second clock signal do not overlap mutually; One fixed current source, one end are coupled to one first voltage level, are used to provide this first electric current; This first capacity cell, one first end is coupled to this current source, one second end is coupled to one second voltage level, be used for charging to produce this first voltage according to this first electric current, wherein, this first capacity cell is an analog variable capacitor of adjusting element as this simulation, and this analog variable capacitor is coupled to this comparison circuit, is used for adjusting according to this comparison signal the capacitance of this analog variable capacitor; One first switch element, one first end is coupled to this second voltage level, one second end is coupled to this first end of this first capacity cell, be used for according to this second clock signal with this first end of this first switch element be coupled to this first capacity cell this first end so that this first capacity cell discharge; One second switch element, one first end are coupled to this first end of this first capacity cell, are used for allowing one second end of this second switch element be coupled to this first end of this first capacity cell according to this first clock signal; One second capacity cell, one first end are coupled to this second end of this second switch element, and one second end is coupled to this second voltage level; And one the 3rd switch element, one first end is coupled to this first end of this second capacity cell, one second end is coupled to this comparison circuit, is used for allowing this second end of the 3rd switch element be coupled to this first end of this second capacity cell according to this second clock signal.Preferably, this analog variable capacitor comprises the predetermined capacitance with one first capacitance, and uses an electric capacity amplifying technique and make one second capacitance of the capacitance correspondence of this analog variable capacitor greater than this first capacitance.Preferably, this first voltage generation circuit includes: a clock signal generator, be used for producing one first clock signal and a second clock signal, and this first clock signal and this second clock signal do not overlap mutually; One voltage-controlled current source, one end are coupled to one first voltage level, are used to provide this first electric current, and wherein, this voltage-controlled current source is to adjust element and be coupled to this comparison circuit as this simulation, is used for adjusting this first electric current according to this comparison signal; This first capacity cell, one first end is coupled to this voltage-controlled current source, and one second end is coupled to one second voltage level, is used for charging to produce this first voltage according to this current source; One first switch element, one first end is coupled to this second voltage level, one second end is coupled to this first end of this first capacity cell, be used for according to this second clock signal with this first end of this first switch element be coupled to this first capacity cell this first end so that this first capacity cell discharge; One second switch element, one first end are coupled to this first end of this first capacity cell, are used for allowing one second end of this second switch element be coupled to this first end of this first capacity cell according to this first clock signal; One second capacity cell, one first end are coupled to this second end of this second switch element, and one second end is coupled to this second voltage level; And one the 3rd switch element, one first end is coupled to this first end of this second capacity cell, one second end is coupled to this comparison circuit, is used for allowing this second end of the 3rd switch element be coupled to this first end of this second capacity cell according to this second clock signal.
The present invention discloses a kind of time constant bearing calibration in addition, and it includes: one first electric current and a capacity cell are provided; Utilize this first electric current to flow through this capacity cell to produce one first voltage; One second electric current and an impedance component are provided; Utilize this second electric current to flow through this impedance component to produce one second voltage; And relatively this first voltage and this second voltage to produce a comparison signal, and adjust this first voltage via a simulation adjustment mode according to this comparison signal, equal this second voltage and flow through this capacity cell pairing one equivalent capacitance and this second electric current of this first electric current flowed through till the pairing time constant of this impedance component pairing one equivalent resistance value reaches a predetermined value up to this first voltage.Preferably, this capacity cell is an analog variable capacitor, it comprises the predetermined capacitance with one first capacitance, and use an electric capacity amplifying technique and make one second capacitance of the capacitance correspondence of this analog variable capacitor greater than this first capacitance, and this simulation adjustment mode is adjusted pairing this second capacitance of this analog variable capacitor to adjust this first voltage according to this comparison signal.Preferably, this simulation adjustment mode is adjusted this first electric current that a voltage-controlled current source provided to adjust this first voltage according to this comparison signal.
Description of drawings
Fig. 1 is the circuit structure diagram of existing apparatus for correcting time constant.
Fig. 2 is the simple functions calcspar of apparatus for correcting time constant of the present invention.
Fig. 3 is the circuit structure diagram of the apparatus for correcting time constant of first embodiment of the invention.
Fig. 4 is the circuit structure diagram of the apparatus for correcting time constant of second embodiment of the invention.
Fig. 5 is a broad sense flow chart of time constant bearing calibration of the present invention.
The reference numeral explanation
| 100、200、300、400 | Apparatus for |
| 110、210、310、410 | First |
| 212 | Element is adjusted in |
| 120、220、320、420 | Second |
| 130、230、330、430 | Comparison circuit |
| 112、312、412 | |
| 114、125、314 | The fixed current source |
| 142、342、442 | |
| 143、343、443 | The |
| 145、345、445 | The 3rd switch element |
| 122 | |
| 124 | |
| 132 | |
| 134 | |
| 140、340、440 | Switch capacitor circuit |
| 341、441 | First capacity cell |
| 344、444 | Second capacity cell |
| 414 | Voltage-controlled current source |
Embodiment
In the middle of specification and follow-up claim, used some vocabulary to censure specific element.The person with usual knowledge in their respective areas should understand, and same element may be called with different nouns by manufacturer.This specification and follow-up claim are not used as distinguishing the mode of element with the difference of title, but the criterion that is used as distinguishing with the difference of element on function.Be an open term mentioned " comprising " in the middle of specification and the follow-up request item in the whole text, so should be construed to " comprise but be not limited to ".In addition, " couple " speech and comprise any indirect means that are electrically connected that directly reach at this.Therefore, be coupled to one second device, then represent this first device can directly be electrically connected in this second device, or be electrically connected to this second device indirectly by other device or connection means if describe one first device in the literary composition.
Please refer to Fig. 2, Fig. 2 is the simple functions calcspar of apparatus for correcting time constant 200 of the present invention.As shown in Figure 2, apparatus for correcting time constant 200 includes one first voltage generation circuit 210, one second voltage generation circuit 220 and a comparison circuit 230.First voltage generation circuit 210 utilizes one first electric current I
1Flow through a capacity cell to produce one first voltage V
1, second voltage generation circuit 220 then utilizes one second electric current I
2(for example, I
2=K * I
1) impedance component of flowing through to be to produce one second voltage V
2, in addition, comparison circuit 230 is electrically connected on first voltage generation circuit 210 and second voltage generation circuit 220, is used for the comparison first voltage V
1And the second voltage V
2To produce a comparison signal V
Adj, wherein, be provided with a simulation in first voltage generation circuit 210 and adjust element 212, be used for according to comparison signal V
AdjAdjust the first voltage V
1, up to the first voltage V
1Equal the second voltage V
2And make first electric current I
1Flow through this capacity cell pairing one equivalent capacitance (for example C1) and second electric current I
2The pairing time constant of this impedance component pairing one equivalent resistance value (for example R1) of flowing through reaches a predetermined value (for example, till the R1 * C1=T/2K).
Please refer to Fig. 3, Fig. 3 is the circuit structure diagram of the apparatus for correcting time constant 300 of first embodiment of the invention.As shown in Figure 3, apparatus for correcting time constant 300 includes one first voltage generation circuit 310, one second voltage generation circuit 320 and a comparison circuit 330.Second voltage generation circuit 320 utilizes a fixed current source 322 that one second electric current I is provided
2(I in the present embodiment,
2=K * I
1)) an impedance component R flows through
1(a for example resistance) is to produce one second voltage V
r, in addition, first voltage generation circuit 310 includes clock signal generator 312, fixed current source 314 and switch capacitor circuit 340.Clock signal generator 312 is to be used for producing one first clock signal
An and second clock signal
, wherein, first clock signal
And second clock signal
Do not overlap mutually, and both cycles are T; One end in fixed current source 314 is coupled to one first voltage level (V
Dd); Switch capacitor circuit 340 includes first capacity cell 341, first switch element 342, second switch element 343, second capacity cell 344 and the 3rd switch element 345, wherein, first end of first capacity cell 341 is coupled to current source 314, second end then is coupled to one second voltage level (earth terminal), and first electric current I that provided according to current source 314 is provided
1Charge to produce the first voltage V
1, wherein, first capacity cell 341 is analog variable capacitors and adjust element as aforesaid simulation, as shown in Figure 3, first capacity cell 341 (analog variable capacitor) is coupled to comparison circuit 330, is used for according to a comparison signal V
AdjAdjust its capacitance; First switch element 342, its first end is coupled to this second voltage level, and its second end is coupled to first end of first capacity cell 341, is used for according to the second clock signal
And optionally second end of first switch element 342 is coupled to first end of first capacity cell 341, so that first capacity cell 341 discharges; Second switch element 343, one first end is coupled to first end of first capacity cell 341, is used for according to first clock signal
And optionally allow first end of second switch element 343 be coupled to first end of first capacity cell 341; Second capacity cell 344, one first end is coupled to second end of second switch element 343, and one second end is coupled to this second voltage level; And the 3rd switch element 345, its first end is coupled to first end of second capacity cell 344, and its second end is coupled to comparison circuit 330, is used for according to the second clock signal
And optionally allow second end of the 3rd switch element 345 be coupled to first end of second capacity cell 344; Comparison circuit 330 is electrically connected on first voltage generation circuit 310 and second voltage generation circuit 320, is used for the comparison first voltage V
1And the second voltage V
2To produce above-mentioned comparison signal V
AdjApparatus for correcting time constant 300 is according to comparison signal V
AdjAdjust first capacity cell 341 capacitance (that is, because the first voltage V
1=I
c* T/ (2 * N * C
a), therefore can reach the purpose of adjusting first voltage by adjusting N), up to the first voltage V
1Equal the second voltage V
2And make first electric current I
1Flow through first capacity cell, the 341 pairing equivalent capacitance value and second electric current I
2Impedance component R flows through
1The pairing time constant of pairing equivalent impedance reaches a predetermined value (R
1* C
1=T/2K) till.
Note that analog variable capacitor (that is first capacity cell 341) comprises and has one first capacitance C
aA predetermined capacitance, and use an electric capacity amplifying technique and make the capacitance correspondence of this analog variable capacitor greater than the first capacitance C
aOne second capacitance N * C
a(N is greater than 1) in the present embodiment, uses an electric capacity amplifying technique to adjust first capacity cell 341, and this electric capacity amplifying technique can be amplified the capacitance Ca that little electric capacity had N and doubly be obtained first capacity cell, 341 desired capacitances, at identical capacitance C
1Under, along with the N value is big more, capacity area is more little (that is the first required capacitance C just
aJust more little), for instance, if N can be designed as 10, just so capacity area can reduce 10 times, note that because the capacitance of first capacity cell 341 must suitably adjust compensating impedance element R
1And the technology of variation itself, so but the excursion of N value must contain impedance component R
1And the amount of variability of first capacity cell, 341 technologies.
Please refer to Fig. 4, Fig. 4 is the circuit structure diagram of the apparatus for correcting time constant 400 of second embodiment of the invention.As shown in Figure 4, apparatus for correcting time constant 400 includes one first voltage generation circuit 410, one second voltage generation circuit 420 and a comparison circuit 430.Second voltage generation circuit 420 utilizes one second electric current I
2(I
2=K * I
c) an impedance component R flows through
1To produce one second voltage V
rAnd first voltage generation circuit 410 includes a clock signal generator 412, voltage-controlled current source 414 and switch capacitor circuit 440.Clock signal generator 412 is used for producing one first clock signal
An and second clock signal
, wherein, first clock signal
And second clock signal
Do not overlap mutually, and both cycles are T; Voltage-controlled current source 414, one end are coupled to one first voltage level (V
Dd), wherein, voltage-controlled current source 414 is to adjust element and be coupled to comparison circuit 430 as above-mentioned simulation, is used for according to comparison signal V
AdjAdjust first electric current I that voltage-controlled current source 414 is exported
1(I
1=I
C/ N); Switch capacitor circuit 440 includes first capacity cell 441, and (its capacitance is above-mentioned C
a, that is first capacity cell 441 is to come in addition real the work with a little electric capacity), first switch element 442, second switch element 443, second capacity cell 444 and the 3rd switch element 445.First capacity cell 441, its first end is coupled to voltage-controlled current source 414, and its second end then is coupled to one second voltage level (earth terminal), is used for first electric current I exported according to voltage-controlled current source 414
1Charge to produce the first voltage V
1First switch element 442, its first end is coupled to this second voltage level, and its second end is coupled to first end of first capacity cell 441, is used for according to the second clock signal
And optionally second end of first switch element 442 is coupled to first capacity cell 441 first end so that first capacity cell 441 discharge; Second switch element 443, its first end is coupled to first end of first capacity cell 441, is used for according to first clock signal
And optionally allow first end of second switch element 443 be coupled to first end of first capacity cell 441; Second capacity cell 444, its first end is coupled to second end of second switch element 443, and its second end then is coupled to this second voltage level; And the 3rd switch element 445, its first end is coupled to first end of second capacity cell 444, and its second end is coupled to comparison circuit 430, is used for according to the second clock signal
And optionally allow second end of the 3rd switch element 445 be coupled to first end of second capacity cell 444; Comparison circuit 430 is electrically connected on first voltage generation circuit 410 and second voltage generation circuit 420, is used for the comparison first voltage V
1And the second voltage V
rTo produce comparison signal V
Aj, and according to comparison signal V
AdjAdjust first electric current I that voltage-controlled current source 414 is exported
1(that is, because the first voltage V
1=(I
c/ N) * T/ (2 * C
a), therefore can reach and adjust the first voltage V by adjusting N
1Purpose), up to the first voltage V
1Equal the second voltage V
2And make first electric current I
1Flow through first capacity cell, the 441 pairing equivalent capacitance value and second electric current I
2Impedance component R flows through
1Pairing equivalent impedance an equivalent time constant reach a predetermined value (R
1* C
1=T/2K) till.
In sum, the first embodiment of the present invention be fix the electric current that a current source provided and utilize an electric capacity amplifying technique with analog form by comparison signal V
AdjThe capacitance of adjusting variable capacitor is with the alignment time constant, yet, on some application specific circuits and be not suitable for directly adjusting capacitance, thus the second embodiment of the present invention be fix a capacitor capacitance and with comparison signal V
AdjThe output current of adjusting voltage-controlled current source is similarly to reach the effect of alignment time constant.Note that if, also can reach the purpose of constant correction time, also belong to category of the present invention via suitable control simultaneously in conjunction with the technical characterictic (that is using voltage-controlled current source and variable capacitor in the lump) of above-mentioned two embodiment.
Please refer to Fig. 5, Fig. 5 is a broad sense (generalized) flow chart of time constant bearing calibration of the present invention.Note that hypothesis can obtain identical result haply, flow process shown in Figure 5 might not be followed the step execution sequence of icon.According to the foregoing description, the running of time constant bearing calibration of the present invention can be summarized as follows simply:
Step 500: correcting process begins.
Step 502: one first electric current and a capacity cell are provided.
Step 504: one second electric current and one group of anti-element are provided.
Step 506: utilize this first electric current to flow through this capacity cell to produce one first voltage.
Step 508: utilize this second electric current to flow through this impedance component to produce one second voltage.
Step 510: relatively this first voltage and this second voltage are to produce a comparison signal.
Does step 512: this comparison signal indicate this first voltage to equal this second voltage? if, execution in step 516; Otherwise, execution in step 514.
Step 514: adjust mechanism (for example adjusting the voltage-controlled current source that this capacity cell or adjustment by the real work of variable capacitor institute are used to provide this first electric current) according to this comparison signal via a simulation and adjust this first voltage.Then, get back to step 510.
Step 516: correcting process finishes (this first electric current flow through this capacity cell pairing one equivalent capacitance and this second electric current pairing time constant of this impedance component pairing one equivalent resistance value of flowing through reach a predetermined value).
Compared to prior art, the present invention not only can save circuit area and power consumption, and does not need the band gap reference voltage circuit to produce band gap reference voltage V
RefBecause do not need the band gap reference voltage circuit yet, so on circuit design, can more simplify and more flexible, in addition, the present invention utilizes the voltage control signal of simulation to cooperate the variable capacitor of simulation control, and in conjunction with the electric capacity amplifying technique, thereby can save the shared chip area of electric capacity significantly.
The above only is preferred embodiment of the present invention, and all equalizations of being done according to the present patent application claim change and modify, and all should belong to covering scope of the present invention.
Claims (7)
1. apparatus for correcting time constant, it includes:
One first voltage generation circuit, it uses one first electric current to flow through one first capacity cell to produce one first voltage;
One second voltage generation circuit, it uses one second electric current to flow through an impedance component to produce one second voltage; And
One comparison circuit, be electrically connected on this first voltage generation circuit and this second voltage generation circuit, be used for this first voltage and this second voltage relatively to produce a comparison signal, wherein, this first voltage generation circuit is provided with a simulation and adjusts element, be used for adjusting this first voltage, equal this second voltage up to this first voltage and flow through this first capacity cell pairing one equivalent capacitance and this second electric current of this first electric current flowed through till the pairing time constant of this impedance component pairing one equivalent resistance value reaches a predetermined value according to this comparison signal.
2. device as claimed in claim 1, wherein, this first voltage generation circuit includes:
One clock signal generator is used for producing one first clock signal and a second clock signal, and this first clock signal and this second clock signal do not overlap mutually;
One fixed current source, one end are coupled to one first voltage level, are used to provide this first electric current;
This first capacity cell, one first end is coupled to this current source, one second end is coupled to one second voltage level, be used for charging to produce this first voltage according to this first electric current, wherein, this first capacity cell is an analog variable capacitor of adjusting element as this simulation, and this analog variable capacitor is coupled to this comparison circuit, is used for adjusting according to this comparison signal the capacitance of this analog variable capacitor;
One first switch element, one first end is coupled to this second voltage level, one second end is coupled to this first end of this first capacity cell, be used for according to this second clock signal with this first end of this first switch element be coupled to this first capacity cell this first end so that this first capacity cell discharge;
One second switch element, one first end are coupled to this first end of this first capacity cell, are used for allowing one second end of this second switch element be coupled to this first end of this first capacity cell according to this first clock signal;
One second capacity cell, one first end are coupled to this second end of this second switch element, and one second end is coupled to this second voltage level; And
One the 3rd switch element, one first end is coupled to this first end of this second capacity cell, one second end is coupled to this comparison circuit, is used for allowing this second end of the 3rd switch element be coupled to this first end of this second capacity cell according to this second clock signal.
3. device as claimed in claim 2, wherein, this analog variable capacitor comprises the predetermined capacitance with one first capacitance, and uses an electric capacity amplifying technique and make one second capacitance of the capacitance correspondence of this analog variable capacitor greater than this first capacitance.
4. device as claimed in claim 1, wherein, this first voltage generation circuit includes:
One clock signal generator is used for producing one first clock signal and a second clock signal, and this first clock signal and this second clock signal do not overlap mutually;
One voltage-controlled current source, one end are coupled to one first voltage level, are used to provide this first electric current, and wherein, this voltage-controlled current source is to adjust element and be coupled to this comparison circuit as this simulation, is used for adjusting this first electric current according to this comparison signal;
This first capacity cell, one first end is coupled to this voltage-controlled current source, and one second end is coupled to one second voltage level, is used for charging to produce this first voltage according to this current source;
One first switch element, one first end is coupled to this second voltage level, one second end is coupled to this first end of this first capacity cell, be used for according to this second clock signal with this first end of this first switch element be coupled to this first capacity cell this first end so that this first capacity cell discharge;
One second switch element, one first end are coupled to this first end of this first capacity cell, are used for allowing one second end of this second switch element be coupled to this first end of this first capacity cell according to this first clock signal;
One second capacity cell, one first end are coupled to this second end of this second switch element, and one second end is coupled to this second voltage level; And
One the 3rd switch element, one first end is coupled to this first end of this second capacity cell, one second end is coupled to this comparison circuit, is used for allowing this second end of the 3rd switch element be coupled to this first end of this second capacity cell according to this second clock signal.
5. time constant bearing calibration, it includes:
One first electric current and a capacity cell are provided;
Utilize this first electric current to flow through this capacity cell to produce one first voltage;
One second electric current and an impedance component are provided;
Utilize this second electric current to flow through this impedance component to produce one second voltage; And
Relatively this first voltage and this second voltage are to produce a comparison signal, and adjust this first voltage via a simulation adjustment mode according to this comparison signal, equal this second voltage and flow through this capacity cell pairing one equivalent capacitance and this second electric current of this first electric current flowed through till the pairing time constant of this impedance component pairing one equivalent resistance value reaches a predetermined value up to this first voltage.
6. method as claimed in claim 5, wherein, this capacity cell is an analog variable capacitor, it comprises the predetermined capacitance with one first capacitance, and use an electric capacity amplifying technique and make one second capacitance of the capacitance correspondence of this analog variable capacitor greater than this first capacitance, and this simulation adjustment mode is adjusted pairing this second capacitance of this analog variable capacitor to adjust this first voltage according to this comparison signal.
7. method as claimed in claim 5, wherein, this simulation adjustment mode is adjusted this first electric current that a voltage-controlled current source provided to adjust this first voltage according to this comparison signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710112013 CN101330284B (en) | 2007-06-19 | 2007-06-19 | Apparatus for correcting time constant and correlation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200710112013 CN101330284B (en) | 2007-06-19 | 2007-06-19 | Apparatus for correcting time constant and correlation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101330284A CN101330284A (en) | 2008-12-24 |
| CN101330284B true CN101330284B (en) | 2011-05-04 |
Family
ID=40205918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200710112013 Expired - Fee Related CN101330284B (en) | 2007-06-19 | 2007-06-19 | Apparatus for correcting time constant and correlation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101330284B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP6454065B2 (en) * | 2013-11-11 | 2019-01-16 | エイブリック株式会社 | Comparison circuit |
| FR3037673A1 (en) * | 2015-06-22 | 2016-12-23 | St Microelectronics Tours Sas | METHOD FOR CONFIGURING A BST CAPACITOR |
| CN112782484A (en) | 2019-11-05 | 2021-05-11 | 大唐恩智浦半导体有限公司 | Detection circuit and integrated circuit |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1512661A (en) * | 2002-12-27 | 2004-07-14 | 株式会社东芝 | Variable time constant circuit and filter circuit using it |
| US6803813B1 (en) * | 2003-04-22 | 2004-10-12 | National Semiconductor Corporation | Time constant-based calibration circuit for active filters |
| CN1585267A (en) * | 2004-05-28 | 2005-02-23 | 威盛电子股份有限公司 | Circuit for automatic coordinating resistance and capacitor time constant of semiconductor element and method thereof |
| CN1661914A (en) * | 2004-02-25 | 2005-08-31 | 罗姆股份有限公司 | Automatic time constant adjustment circuit |
-
2007
- 2007-06-19 CN CN 200710112013 patent/CN101330284B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1512661A (en) * | 2002-12-27 | 2004-07-14 | 株式会社东芝 | Variable time constant circuit and filter circuit using it |
| US6803813B1 (en) * | 2003-04-22 | 2004-10-12 | National Semiconductor Corporation | Time constant-based calibration circuit for active filters |
| CN1661914A (en) * | 2004-02-25 | 2005-08-31 | 罗姆股份有限公司 | Automatic time constant adjustment circuit |
| CN1585267A (en) * | 2004-05-28 | 2005-02-23 | 威盛电子股份有限公司 | Circuit for automatic coordinating resistance and capacitor time constant of semiconductor element and method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101330284A (en) | 2008-12-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106059538B (en) | A kind of relaxor of included process deviation calibration function | |
| CN103309386B (en) | Self calibration stablizes ldo regulator | |
| CN106209083B (en) | Annular oscillation circuit and ring oscillator | |
| US8659362B2 (en) | Relaxation oscillator circuit with reduced sensitivity of oscillation frequency to comparator delay variation | |
| US8829881B2 (en) | Reference current generation circuit | |
| CN101242166A (en) | Method and apparatus for tuning an active filter | |
| CN111030630B (en) | Circuit and method for calibrating RC time constant on chip by using switched capacitor | |
| KR20040066281A (en) | Semiconductor memory device comprising duty cycle correction circuit correcting the duty cycle of clock signal according to process variation | |
| CN108322199B (en) | Dynamic comparison method | |
| CN108023571A (en) | One kind calibration circuit and calibration method | |
| US10797643B2 (en) | Oscillation circuit, microcomputer and electronic device | |
| US10666235B1 (en) | Temperature compensated oscillation circuit | |
| US7586349B2 (en) | CMOS integrated circuit for correction of duty cycle of clock signal | |
| US7755398B2 (en) | Time constant calibration device and related method thereof | |
| CN109194328A (en) | Oscillator on high-precision sheet | |
| EP1665531A1 (en) | Timing generator with bias current compensation circuit and method | |
| WO2018121358A1 (en) | On-chip clock circuit and on-chip clock signal generation method | |
| CN109586673A (en) | A kind of oscillating circuit of dynamic temperature correction | |
| CN101330284B (en) | Apparatus for correcting time constant and correlation method thereof | |
| US7816978B1 (en) | Operating circuit with RC calibration and RC calibration method | |
| CN103312293A (en) | Impedance correction device and impedance correction method | |
| KR20150019000A (en) | Reference current generating circuit and method for driving the same | |
| CN101820282B (en) | Low-jitter and wide-bandwidth frequency synthesizer system suitable for low-voltage operation | |
| CN113131868B (en) | Digitally regulated oscillator | |
| CN114726315A (en) | RC relaxation oscillation circuit and RC relaxation oscillator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110504 Termination date: 20170619 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |