CN101271649A - Plasma display device - Google Patents

Plasma display device Download PDF

Info

Publication number
CN101271649A
CN101271649A CN 200810025543 CN200810025543A CN101271649A CN 101271649 A CN101271649 A CN 101271649A CN 200810025543 CN200810025543 CN 200810025543 CN 200810025543 A CN200810025543 A CN 200810025543A CN 101271649 A CN101271649 A CN 101271649A
Authority
CN
China
Prior art keywords
signal
plasma display
electrode
mentioned
discharge
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN 200810025543
Other languages
Chinese (zh)
Inventor
金根秀
朴成佑
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Nanjing Plasma Co Ltd
Original Assignee
LG Electronics Nanjing Plasma Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Electronics Nanjing Plasma Co Ltd filed Critical LG Electronics Nanjing Plasma Co Ltd
Priority to CN 200810025543 priority Critical patent/CN101271649A/en
Publication of CN101271649A publication Critical patent/CN101271649A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)

Abstract

The invention relates to an invention related to a plasma display device, comprising plasma display board of which a discharge string in a cross-field of a scanning electrode and a sustaining electrode is defined, a reset signal drive unit which applies a plurality of initialized discharge strings to the scanning electrode in a reset interval; in the reset interval, a first reset signal and a compensating signal are exerted on the scanning electrode in sequence, wherein the first reset signal comprises a first set-up duration comprising a driving signal which has a gradual rising voltage and a first memory duration comprising the driving signal which has gradual descending voltage, the compensating signal comprising the driving signal has the gradual rising voltage. After exerting the reset signal to the plasma display panel, the plasma display device of the invention exerts the compensating signal with a positive polarity that rises gradually, which can prevent a light spot with an afterimage caused due to a strong discharge, thereby improving the reliability of the plasma display device.

Description

Plasma display system
Technical field
The present invention shows (PlasmaDisplay) device related invention for plasma, more specifically say so for a plurality of discharge string of initialization, be equipped with the plasma display system related invention that applies the drive division of reset signal to plasma display panel (PlasmaDisplayPanel).
Background technology
Usually, plasma display panel applies certain voltage to each electrode that is located at discharge space and causes discharge, thus the device of the excitation of plasma fluorophor display image that produces during gas discharge.
This plasma display panel not only maximizes and filming easily, and easy making simple in structure, compares with other flat display apparatus simultaneously, has the high advantage of brightness and luminescence efficiency.
The driving of plasma display panel time-division is: the replacement of all discharge string that initialization was equipped with (Reset) interval, seek addressing (Address) interval of the string that then will discharge, in selected string, cause keep discharge keep (Sustain) interval.
And the interval of resetting usually is divided into: rise to the establishment interval of the 2nd voltage gradually from the 1st voltage, drop sharply to the last transition of the 3rd voltage from above-mentioned the 2nd voltage, from and above-mentioned the 3rd voltage drop to the memory interval of the 4th voltage gradually.
At this moment, usually plasma display system exists in the memory interval of reset signal and strong discharge takes place and produced picture as the property bright spot by oversaturated electric charge, thereby reduces the plasma display panel reliability problems.
Summary of the invention
The present invention aims to provide in order to address the above problem: after during the memory of the 1st interval reset signal of end replacement, apply the 2nd reset signal that rises gradually that has only between startup stage, the plasma display system of the bright spot that offsetting discharges by force causes.
In order to solve the plasma display system of the present invention of above-mentioned technical task, comprising: at scan electrode and keep the plasma display panel that each discharge string is defined in the zone of electrode crossing; And, apply the reset signal drive division of the above-mentioned a plurality of discharge string of initialization to above-mentioned scan electrode in (reset) interval of resetting; In a plurality of son fields in the above-mentioned replacement interval of at least one, apply to above-mentioned scan electrode successively, comprise between the 1st startup stage that the voltage of drive signal rises gradually and the 1st reset signal during the 1st memory that descends gradually and, the compensation that the voltage of drive signal rises gradually (offset) signal.
And, apply above-mentioned compensating signal after, can be successively apply between the 2nd startup stage that the voltage that comprises drive signal rises gradually and the 2nd reset signal during the 2nd memory that descends gradually to above-mentioned scan electrode.
The time point that applies of above-mentioned compensating signal is preferably end the 1st reset signal 0.1 μ s to 3.5 μ s (w) afterwards, and the width of best above-mentioned compensating signal (Ru) is 60 μ s to 90 μ s, and the voltage level of above-mentioned compensating signal is 140V to 200V.
Best above-mentioned compensating signal is 1 to 3.And, preferably only in the middle of above-mentioned a plurality of son field, in first son field, apply above-mentioned the 1st reset signal successively, compensating signal, the 2nd reset signal.
According to plasma display system of the present invention with above-mentioned composition, after plasma display panel applies reset signal, apply the compensating signal of the positive polarity that rises gradually, can prevent that strong discharge from causing the afterimage bright spot, can improve the reliability of plasma display system thus.
Description of drawings
Fig. 1 is for showing the oblique view of plasma display panel one example of the present invention.
Fig. 2 is the picture of an example of the electrode configuration of demonstration plasma display panel.
Fig. 3 is for showing the sequential chart that a frame (frame) is divided into an example of a plurality of son field time-division driving.
Fig. 4 is for showing in the divided son field sequential chart of the 1st example of the drive signal of driving plasma display panel.
Fig. 5 is for showing in the divided son field sequential chart of the 2nd example of the drive signal of driving plasma display panel.
Fig. 6 is for showing in the divided son field sequential chart of the 3rd example of the drive signal of driving plasma display panel.
Fig. 7 is for showing the picture of an example that applies the scan drive circuit of Fig. 4 and reset signal shown in Figure 6 to scan electrode.
Specific embodiment
Below, specifically introduce plasma display system of the present invention with reference to additional picture.Fig. 1 is for showing the oblique view of plasma display panel one example of the present invention.
As shown in Figure 1, plasma display panel comprises that the conduct that is formed on the upper substrate 10 keeps the scan electrode 11 of electrode pair and keep electrode 12 Hes, is formed on the addressing electrode 22 on the lower basal plate 20.
Usually, the above-mentioned electrode pair (11,12) of keeping comprises by indium tin oxide (Indium-Tin-Oxide; ITO) transparency electrode of Zu Chenging (11a, 12a) and bus electrode (11b, 12b).Above-mentioned bus electrode (11b 12b) can adopt silver (Ag), and the bus electrode that the lamination type of the metal of chromium (Cr) etc. or the lamination type of chromium/copper/chromium (Cr/Cu/Cr) or chromium/aluminium/chromium (Cr/Al/Cr) forms (11b, 12b).At this moment, bus electrode (11b, 12b) be formed on transparency electrode (11a, 12a) on, play and reduce the higher transparency electrode of resistance (11a, the effect that the voltage that 12a) causes descends.
Simultaneously, in the example of the present invention, keep electrode pair (11,12) not only can take the lamination of transparent electrode (11a, 12a) and bus electrode ((11a, 12a) only (11b 12b) forms by bus electrode also can not have transparency electrode for 11b, structure 12b).This structure is not used transparency electrode, and (11a 12a), therefore has and can reduce the advantage that substrate is made unit price.(11b 12b) also can adopt multiple materials such as photosensitive material except the above material of enumerating to be used for the bus electrode of this structure.
Scan electrode 11 and keep the transparency electrode (11a of electrode 12,12a) and bus electrode (11b, arranged 11c): extraneous light with the outside generation that absorbs upper substrate 10, reduce the black matrix" (BlackMatrix of function with the function of color saturation (Purity) that improves upper substrate 10 and contrast of the interception that reflects, BM, 15).
The black matrix" 15 of an example of the present invention is formed on the upper substrate 10, can be by the 1st black matrix" 15 Hes that are formed on barrier 21 lap positions, be formed on transparency electrode (11a, 12a) and bus electrode (11b, the 2nd black matrix" (11c 12b), 12c) form. at this, the 1st black matrix" 15 and the 2nd black matrix" (11c that is called as black layer or black electrode layer, 12c) can in forming process, form the back physical connection simultaneously, can not form simultaneously yet, do not carry out physical connection.
And when forming by physical connection, (11c 12c) is formed by identical material, can be formed by unlike material when rerum natura is decomposed to form for the 1st black matrix" 15 and the 2nd black matrix".
Form scan electrode 11 side by side and keep electrode 12 upper substrate 10 laminations upper dielectric layer 13 and diaphragm 14.Accumulation can be carried out protection and keep the function of electrode pair (11,12) by the charged particle of discharge generation on the upper dielectric layer 13.Diaphragm 14 protection upper dielectric layer 13 prevent the influence of the sputter of the charged particle that produces when it is subjected to gas discharge, improve the release efficiency of 2 electronics.
And addressing electrode 22 is with scan electrode 11 and keep electrode 12 and intersect to form.And, form lower dielectric layer 23 and barrier 21 on the lower basal plate 20 of formation addressing electrode 22.
And lower dielectric layer 23 and barrier 21 surfaces are gone up and are formed luminescent coating.Barrier 21 by vertical barrier 21a and laterally barrier 21b be enclosed shape, the physical division discharge string prevents on the discharge string that ultraviolet ray and visible light by discharge generation be leaked to adjacency.
An example of the present invention not only can adopt barrier shown in Figure 1 21 structures, also can adopt the barrier 21 of multiple shape.For example, can adopt vertical barrier 21a and the horizontal highly different type barrier structures such as difference of barrier 21b, form the channel type barrier structure of the channel (Channel) that can be used as the exhaust passage in the middle of vertical barrier 21a or the horizontal barrier 21b at least one barrier, form the grooved barrier structure of groove (Hollow) on the barrier of at least more than one that vertical barrier 21a or horizontal barrier 21b are central.
At this, if type barrier structures such as differences, then preferably laterally barrier 21b is highly higher, if channel type barrier structure or flute profile barrier structure then are preferably in horizontal barrier 21b and go up formation channel or groove.
Simultaneously, shown in the example of the present invention and introduced R that G and B discharge string are aligned to the situation on the same line respectively, but also can adopt other shapes to arrange.For example, also can adopt R, G and B discharge string are arranged with triangle (Delta) type of rounded projections arranged.And the shape of discharge string not only can adopt quadrangle, also can adopt multiple polygons such as pentagon, sexangle.
And the ultraviolet ray that above-mentioned luminescent coating produces during by gas discharge and luminous produces any visible light in the middle of red (R), green (G) or blue (B).At this, be located at and inject the He+Xe that causes discharge, inert mixed gas such as Ne+Xe and He+Ne+Xe in the discharge space between upper/lower substrate (10,20) and the barrier (21).
Fig. 2 is the picture of an example of the electrode configuration of demonstration plasma display panel, and a plurality of discharge string of forming plasma display panel as shown in Figure 2 preferably dispose with matrix form.A plurality of discharge string are located at scanning electrode wire (Y1 to Ym) respectively, keep on the cross part of electrode wires (Z1 to Zm) and address electrode lines (X1 to Xn).Scanning electrode wire (Y1 to Ym) can drive successively or simultaneously, and keeping electrode wires (Z1 to Zm) can drive simultaneously.Address electrode lines (X1 to Xn) can be divided into odd lines and even lines drives or drives successively.
Electrode configuration shown in Figure 2 only is an example of the electrode configuration of plasma display panel of the present invention. therefore, the present invention is not limited to the electrode configuration and the type of drive of plasma display panel shown in Figure 2.For example, two scanning (dualscan) modes that also can adopt central 2 scanning electrode wires of above-mentioned scanning electrode wire (Y1 to Ym) to be scanned simultaneously.And above-mentioned address electrode lines (X1 to Xn) also can be divided into top and the bottom and drive at the core of substrate.
Fig. 3 shows by sequential chart a frame (frame) is divided into a plurality of son fields, carries out the picture of an example of time-division method of driving.Unit frame shows for realizing the time-division tone, can be divided into a certain number of for example 8 son fields (SF1 ..., SF8). and, each son field (SF1, ..., SF8) be divided into reset interval (not shown) and, between addressed area (A1 ..., A8) and, keep the interval (S1 ..., S8).
At this, according to an example of the present invention, at least one field that can be in the middle of a plurality of son fields omit reset interval. for example, reset interval only initial son field or, only in the son field of the center section in the middle of initial son field and whole son field.
Between each addressed area (A1 ..., A8) in, (X) applies display data signal to addressing electrode, applies the corresponding scanning impulse of each scan electrode (Y) successively.
Respectively keep the interval (S1 ..., S8) in, to scan electrode (Y) with keep electrode (Z) and apply alternately and keep pulse, between addressed area (A1 ..., A8) form and cause in each discharge string of wall electric charge and keep discharge.
In the brightness of plasma display panel and the unit frame shared keep discharge range (S1 ..., in S8) to keep the discharge pulse number proportional.When a frame that forms 1 image embodies with 8 son fields and 256 tones, can be in each son field successively according to 1,2,4,8,16,32,64,128 ratios distribute the different pulse numbers of keeping.If will obtain the brightness of 133 tones,, keep discharge behind son field 3 intervals and son field 8 interval each string of interior searching and get final product then in son field 1 interval.
The discharge count of keeping that is assigned to each son field can be according to the variable setting of son field weighted value in APC (AutomaticPowerControl) stage.That is, introduced the example that a frame is divided into 8 son fields among Fig. 3 for example, but can change the quantity of the son field that forms a frame flexibly according to design specification.For example, a frame can be divided into 8 above son fields such as 12 or 16 son fields, drive plasma display panel.
And, be assigned to keeping discharge count and can considering γ feature or substrate properties of each son field, carry out numerous variations.For example, the tone that is assigned to son field 4 can be dropped to 6 from 8, the tone that is assigned to son field 6 is brought up to 34 from 32.
Fig. 4 to Fig. 6 is for to show in the divided son field by sequential chart, drives the picture of example of the drive signal of plasma display panel of the present invention.
A son field comprises: the replacement of the discharge string of initialization full frame (reset) interval, addressing (address) interval of selection discharge string; And keep selected discharge string discharge keep (sustain) interval.As shown in Figure 4, according to the drive signal of plasma display panel of the present invention, reset interval in to scan electrode (Y) apply have (Su) between startup stage and remember during two reset signals of (Sd); Apply the compensating signal that rises gradually to scan electrode (Y) during this period.
So, two reset signals that apply successively are respectively by creating (setup) interval (Su1, Su2) and the interval (Sd1 of memory (setdown), Sd2) form, create interval (Su1, Su2) introversive all scan electrodes (Y) apply the establishment signal that voltage rises gradually simultaneously, and fine discharge takes place in all discharge string, generate ancient piece of jade, round, flat and with a hole in its centre electric charge thus.Memory interval (Sd1, Sd2) in, (Y) applies simultaneously to all scan electrodes, the memory signal that descends gradually from the positive polarity voltage that is lower than the crest voltage of creating signal, thereby discharge takes place to eliminate in all discharge string.Therefore, eliminate by the ancient piece of jade, round, flat and with a hole in its centre electric charge of creating the discharge generation and the unnecessary electric charge in the space charge, the required ancient piece of jade, round, flat and with a hole in its centre electric charge of even residual address discharge in discharge string.
When scan electrode (Y) only applies successively this reset signal, may be because the imperfection of plasma display panel, the ancient piece of jade, round, flat and with a hole in its centre electric charge of all discharge string can not be residual to the required amount of address discharge.Therefore, shown in drive signal of the present invention, can be by applying reset signal twice, the ancient piece of jade, round, flat and with a hole in its centre electric charge of all discharge string is set at the required state of address discharge.Therefore,, suitably generate and residual ancient piece of jade, round, flat and with a hole in its centre electric charge, reduce interior misplacing between addressed area by applying reset signal twice.
(Su1, Su2) the interior voltage swing that rises is preferably 160 to 260V to above-mentioned reset signal between startup stage.At this moment, in the scope more than not being increased to required consumption electric power, generate required ancient piece of jade, round, flat and with a hole in its centre electric charge between addressed area, misplace electricity, improve and put the phenomenon of going out thereby reduce.
As shown in Figure 4,, apply after above-mentioned first reset signal, apply the positive polarity compensating signal of the V1 amount that rises gradually to scan electrode (Y) according to the drive signal of plasma display panel of the present invention.This compensating signal can be offset the afterimage bright spot that the strong discharge that is excited in the memory interval of first reset signal causes and is presented on the substrate.Specifically, in (Sd1), the scan electrode (Y) that is included in most of discharge string is gone up formation consequent pole wall electric charge during the memory, keeps electrode (Z) and goes up formation positive polarity wall electric charge.But, be included on the scan electrode (Y) of partial discharge string and may form positive polarity wall electric charge, therefore apply after first reset signal, apply second reset signal, form consequent pole wall electric charge thereby go up at scan electrode (Y).At this moment, scan electrode (Y) is gone up and is formed the consequent pole wall electric charge that exceeds needs, keeps electrode (Z) and upward forms when exceeding the positive polarity wall electric charge of needs, can excite strong discharge, the afterimage bright spot can occur on the substrate.Therefore, apply the positive polarity compensating signal (Ru) that rises gradually, all scan electrodes (Y) are gone up formed positive polarity wall electric charge, thereby offset the afterimage bright spot to scan electrode (Y).That is, before the afterimage bright spot is presented at substrate, go up formation positive polarity wall electric charge, eliminate the consequent pole wall electric charge of excess at scan electrode (Y).
So, compensating signal (Ru) must offset between the demonstration afterimage bright spot on the substrate owing to the strong discharge that excites after applying first reset signal.Therefore, compensating signal apply time point, preferably after finishing first reset signal, 0.1 μ s to 3.5 μ s.At this moment, limited replacement interval not because of sending out of compensating signal (Ru) lengthening inside and outside in, can suitably offset the afterimage bright spot.
Simultaneously, can form an amount of positive polarity wall electric charge on scan electrode, in order effectively to apply reset signal and compensating signal in the replacement interval that limits, preferably the width of compensating signal is 60 μ s to 90 μ s.
And the highest voltage level of compensating signal (V1) is preferably 140 to 200V.When this highest voltage level (V1) has above-mentioned scope, can significantly not increase in the scope of consumption electric power, on scan electrode, form positive polarity wall electric charge, offset the afterimage bright spot.
By this compensating signal, can offset because the consequent pole wall electric charge of the excessive formation of scan electrode, for preventing may be owing to applies the single compensation signal afterimage bright spot that takes place of residual consequent pole wall electric charge afterwards, compensating signal preferably applies 1 to 3 continuously.
And in a plurality of son fields, the number that applies the son field of compensating signal of the present invention (SAFE) is preferably one to three.Surpass three if apply the son field number of safety signal, point that discharge string repeats open mode and the closed condition phenomenon of going out then may take place.As shown in Figure 4, in first son field of a plurality of son fields of a frame of time-division driving, preferably apply first reset signal to scan electrode (Y) successively, compensating signal, second reset signal.Moreover as shown in Figure 5, if consider the driving efficient and the contrast of substrate, best second son field begins to omit first reset signal, and son field afterwards begins to omit first reset signal and compensating signal, only applies second reset signal.
And as shown in Figure 6, the drive signal of plasma display system of the present invention can (Ru1 Rd1) before, applies pre-memory signal (Rd) applying first reset signal in the replacement interval.Pre-memory signal (Rd) increases the quantity of electric charge that remains in the wall electric charge of keeping in electrode and the scan electrode for the discharge of resetting smoothly, makes it be in standby condition.And, apply with the scan electrode memory signal synchronous to keeping electrode (Z), rise to the offset signal of certain voltage level, thereby the scan electrode (Y) that is included in during remembering in most of discharge string is gone up formation consequent pole wall electric charge smoothly, keeps and then forms positive polarity wall electric charge on the electrode (Z) smoothly.Simultaneously, show in this instructions and introduced, last reset signal (Su2, during memory Sd2) in, do not apply offset signal to keeping electrode.But, can shift to an earlier date in the address period to the time point that applies of keeping bias voltage that electrode applies, and with last memory during overlapping.
In the address period, when scan electrode (Y) applies the consequent pole sweep signal, apply the data-signal (Va) of positive polarity to addressing electrode (X) successively.Along with the difference of the voltage of sweep signal (Yy) and data-signal (Va) and, the wall voltage addition that generates between above-mentioned startup stage applies in the string of data-signal (Va) address discharge will take place.By generating the wall electric charge in the selected string of address discharge.Simultaneously, because second reset signal, be formed on the wall electric charge that has evenly formed consequent pole in the scan electrode (Y) of all discharge string among the present invention, therefore can cause stable address discharge.Therefore, can prevent that bright spot from misplacing electrical phenomena.
In above-mentioned address period, preferably apply bias voltage (Vzb) to keeping electrode, above-mentioned bias voltage (Vzb) is preferably 140 to 190V.When above-mentioned bias voltage (Vzb) had above-mentioned value, the phenomenon of can origination point not going out can improve brightness.
The voltage of said scanning signals (Vy) is preferably-130 to-90V, when having above-mentioned value, and can origination point do not go out phenomenon and bright spot, the black brightness that improves show image.
Above-mentioned keeping in the interval is to scan electrode with keep electrode and alternately apply and keep pulse, at scan electrode (Y) with keep between the electrode (Z) and keep discharge with the face discharge type.
Fig. 4 is an example that drives the signal of plasma display panel of the present invention to drive waveforms shown in Figure 5, and the present invention is not limited to above-mentioned Fig. 4 to waveform shown in Figure 5.For example, can be included in scan electrode (Y) again and go up formation positive polarity wall electric charge, keep electrode (Z) and go up pre-replacement (prereset) interval that forms consequent pole wall electric charge, can change the polarity and the voltage level of each drive signal shown in Figure 5 as required, finish above-mentioned keep discharge after, apply the erasure signal of eliminating the wall electric charge to keeping electrode.And, only also can adopt to scan electrode (Y) and keep in the middle of (Z) electrode any to apply and above-mentionedly keep signal and cause that keep separately (singlesustain) that keep discharge drives.
Fig. 6 is the picture of an example of scan drive circuit from reset signal shown in Figure 5 to scan electrode that apply Fig. 4 and.
As shown in Figure 6, scan drive circuit of the present invention comprises energy recovery portion 20, keeps drive division 30, replacement drive division 40 and scans I C50.
Keeping drive division 30 comprises: in keeping the interval, provide noble potential keep voltage (Vsus) keep voltage source (Vsus) and; For apply to scan electrode 10 keep voltage (Vsus) and be opened keep-improve switch (Sus_up) and, drop to keeping-decline switch (Sus_dn) of being opened till the ground voltage for making the voltage that is applied to scan electrode 10.That is, keep in the drive division 30 and keep-improve switch (Sus_up) and keep voltage source (Vsus) and be connected, keep-decline switch (Sus_dn) with keep-improve switch (Sus_up) and ground connection and be connected.
Energy recovery portion 20 comprises: the source capacitor C s that reclaims and provide the energy that is fed to scan electrode 10; The energy that is stored in source capacitor C s in order to be recovered to capacitor C s is provided to scan electrode 10 and the energy provider switch (ER_up) that is opened; And the energy recovery switch (ER_dn) that is opened in order to recover energy from scan electrode 10.
Replacement drive division 40 comprises: the establishment switch (Set_up) that is opened for the establishment signal that rises gradually is provided to scan electrode 10; (Vy) link to each other, drop to consequent pole voltage (memory signal Vy) and the memory switch (Set_dn) that is opened gradually with consequent pole voltage in order to provide to scan electrode 10; And the path switch (Pass_sw) of formation scan electrode 10 and current path.
As shown in Figure 6, create in the switch (Set_up), drain electrode (Drain) is connected keeps voltage source, source electrode (Source) is connected path switch (Pass_sw), grid (Gate) is connected variable resistor (not showing among the figure), along with above-mentioned variable-resistance resistance change, generate the above-mentioned establishment signal that rises gradually.In the memory switch (Set_dn), drain electrode (Drain) is connected scans I C50, and source electrode (Source) is connected consequent pole voltage, and (Vy), grid (Gate) is connected variable resistor (not showing among the figure), along with above-mentioned variable-resistance resistance change, generate the memory signal that descends gradually.
Scans I C50 comprises: be connected the scanning voltage power supply, the scanning-raising switch (Q1) that is opened in order to apply scanning voltage (Vsc) to scan electrode 10; Scanning-reduction the switch (Q2) that is opened in order to apply ground voltage to scan electrode 10.And, scans I C50 comprise 1st diode (D1) in parallel with scanning-raising switch (Q1) and, 2nd diode (D2) in parallel with scanning-decline switch (Q2).
As shown in Figure 6, in the 1st diode (D1), negative electrode (Cathode) is connected the drain electrode (Drain) of scanning-raising switch (Q1), and anode (Anode) is connected the source electrode (Source) of scanning-raising switch (Q1); In the 2nd diode (D2), negative electrode (Cathode) is connected the drain electrode (Drain) of scanning-decline switch (Q2), and anode (Anode) lining grace reaches on the source electrode (Source) of scanning-decline switch (Q2).
More than, preferred example of the present invention is introduced, but be appreciated that, in not breaking away from additional application range under the prerequisite of defined spirit of the present invention and scope, so long as have the personage of rudimentary knowledge in the technical field of the invention, just can carry out various deformation and implement after changing the present invention.Therefore, the change of the present invention's example from now on also belongs to technology of the present invention.

Claims (7)

1, a kind of plasma display system is characterized in that: comprising:
At scan electrode and keep the plasma display panel that each discharge string is defined in the zone of electrode crossing; And resetting intervally, apply the reset signal drive division of the above-mentioned a plurality of discharge string of initialization to above-mentioned scan electrode,
In at least one above-mentioned replacement interval in a plurality of son fields, apply to above-mentioned scan electrode successively, comprise between the 1st startup stage that the voltage of drive signal rises gradually and the 1st reset signal during the 1st memory that descends gradually and, the compensating signal that the voltage of drive signal rises gradually.
2, plasma display system according to claim 1, it is characterized in that: apply after the above-mentioned compensating signal, apply between the 2nd startup stage that the voltage that comprises drive signal rises gradually and the 2nd reset signal during the 2nd memory that descends gradually to above-mentioned scan electrode successively.
3, plasma display system according to claim 1 is characterized in that: the time point that applies of above-mentioned compensating signal is 0.1 μ s to 3.5 μ s after end the 1st reset signal.
4, plasma display system according to claim 1 is characterized in that: the width of above-mentioned compensating signal is 60 μ s to 90 μ s.
5, plasma display system according to claim 1 is characterized in that: the voltage level of above-mentioned compensating signal is 140V to 200V.
6, plasma display system according to claim 1 is characterized in that: above-mentioned compensating signal is 1 to 3.
7, plasma display system according to claim 1 is characterized in that: first son field in the middle of above-mentioned a plurality of son field only applies above-mentioned the 1st reset signal, compensating signal, the 3rd reset signal successively.
CN 200810025543 2008-04-29 2008-04-29 Plasma display device Pending CN101271649A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN 200810025543 CN101271649A (en) 2008-04-29 2008-04-29 Plasma display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN 200810025543 CN101271649A (en) 2008-04-29 2008-04-29 Plasma display device

Publications (1)

Publication Number Publication Date
CN101271649A true CN101271649A (en) 2008-09-24

Family

ID=40005590

Family Applications (1)

Application Number Title Priority Date Filing Date
CN 200810025543 Pending CN101271649A (en) 2008-04-29 2008-04-29 Plasma display device

Country Status (1)

Country Link
CN (1) CN101271649A (en)

Similar Documents

Publication Publication Date Title
CN1319037C (en) Plamsa display panel display device and its driving method
CN100412927C (en) Method for driving plasma display panel
CN100463035C (en) Plasma display panel drive method and plasma display device
KR20090122478A (en) Plasma display device
CN100446063C (en) Driving method for plasma displaying panel
CN100530283C (en) Plasma display apparatus
CN100449592C (en) Panel driving method, panel driving apparatus and display panel
KR100877191B1 (en) Plasma Display Device
CN101202008B (en) Plasma display apparatus and method of driving the same
CN102760400B (en) Method for preventing sustaining pulse from overflowing
CN101271649A (en) Plasma display device
CN100466043C (en) Plasma display device and its driving method
CN101383123B (en) Plasma display device
CN100517439C (en) Plasma display apparatus and driving method thereof
CN100481175C (en) Plasma display and driving method thereof
CN101542567B (en) Plasma display device
CN100423055C (en) Data integrated circuit and apparatus for driving plasma display panel using the same
KR20080006370A (en) Plasma display apparatus
KR100670460B1 (en) Plasma Display Panel, And Fabricating Method Thereof, And Driving Method Using The Same
CN101383122A (en) Plasma display device
CN100541571C (en) Plasma display equipment and driving method thereof
KR100625537B1 (en) Driving Method for Plasma Display Panel
KR100837660B1 (en) Plasma display device
CN101201995A (en) Plasma display device
CN101578647B (en) Plasma display panel display device and driving method therefor

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: NANJING LG XINGANG DISPLAY CO., LTD.

Free format text: FORMER OWNER: LG ELECTRONICS (NANJING) PLASMA CO., LTD.

Effective date: 20090522

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20090522

Address after: 346, Yao Xin Road, Nanjing Economic Development Zone, Jiangsu, China: 210038

Applicant after: LG Electronics Nanjing Display Co., Ltd.

Address before: 77, Hengtong Avenue, Nanjing Economic Development Zone, Jiangsu Province, China: 210038

Applicant before: LG Electronics (Nanjing) Plasma Co., Ltd.

C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080924