CN101242141A - High-efficiency and low-noise power supply device and method for converting voltage - Google Patents

High-efficiency and low-noise power supply device and method for converting voltage Download PDF

Info

Publication number
CN101242141A
CN101242141A CNA2007100062794A CN200710006279A CN101242141A CN 101242141 A CN101242141 A CN 101242141A CN A2007100062794 A CNA2007100062794 A CN A2007100062794A CN 200710006279 A CN200710006279 A CN 200710006279A CN 101242141 A CN101242141 A CN 101242141A
Authority
CN
China
Prior art keywords
voltage
low
signal
power supply
pressure drop
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007100062794A
Other languages
Chinese (zh)
Inventor
刘景萌
白忠龙
邱威哲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Richtek Technology Corp
Original Assignee
Richtek Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Richtek Technology Corp filed Critical Richtek Technology Corp
Priority to CNA2007100062794A priority Critical patent/CN101242141A/en
Publication of CN101242141A publication Critical patent/CN101242141A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Dc-Dc Converters (AREA)

Abstract

The invention provides a high-efficiency and low-noise power supply device and a method for converting voltage, comprising the following steps: a switching power supply circuit for converting an input voltage into an intermediate voltage; a low voltage drop stabilizing circuit, which converts the intermediate voltage into an output voltage to provide a load current to a load; and a feedback control circuit for adjusting the noise filtering capability of the low dropout voltage regulator circuit to increase with the increase of the load current. The device of the invention can dynamically and automatically adjust the voltage conversion ratio between the two stages of circuits so as to optimize the efficiency and the noise balance of the whole device.

Description

高效率且低杂讯的电源供应装置及转换电压的方法 High-efficiency and low-noise power supply device and method for converting voltage

技术领域 technical field

本发明涉及一种高效率且低杂讯的电源供应装置,特别是指一种使用切换式电源供应电路(Switching Regulator)与低压降稳压电路(LDO,Low Drop Out Regulator)所构成的电源供应装置,且该装置能动态自动调整两级电路间的电压转换比例,以使整体装置的效率与杂讯平衡达到最佳化。此外本发明亦提出相关的转换电压的方法。The present invention relates to a high-efficiency and low-noise power supply device, in particular to a power supply composed of a switching power supply circuit (Switching Regulator) and a low dropout regulator circuit (LDO, Low Drop Out Regulator). device, and the device can dynamically and automatically adjust the voltage conversion ratio between the two-stage circuits, so as to optimize the efficiency and noise balance of the overall device. In addition, the present invention also proposes a related voltage conversion method.

背景技术 Background technique

一般而言,切换式电源供应电路在电压转换上较具效率而不浪费能量;低压降稳压电路之输出电压则具有较低之涟波杂讯(ripple noise)。因此,请参阅图1,现有技术中乃提出一种组合两者而构成的电源供应装置,其先将输入电压Vin转换成中间电压Vm,再转换成输出电压Vout。目的是通过第一级切换式电源供应电路(SR)10,以求高效率地转换电压,再通过第二级低压降稳压电路(LDO)20,以求过滤中间电压Vm中的涟波杂讯。在此目的下,现有技术中通常将Vm设计成与Vout尽可能地接近,以使自Vin至Vout的电压转换,大部分在第一级的切换式电源供应电路中完成,以尽量提高转换效率。Generally speaking, the switching power supply circuit is more efficient in voltage conversion without wasting energy; the output voltage of the low dropout voltage regulator circuit has lower ripple noise (ripple noise). Therefore, referring to FIG. 1 , a power supply device combining the two is proposed in the prior art, which firstly converts the input voltage Vin into an intermediate voltage Vm, and then converts it into an output voltage Vout. The purpose is to convert the voltage with high efficiency through the first-stage switching power supply circuit (SR) 10, and then pass through the second-stage low-dropout voltage regulator circuit (LDO) 20 to filter the ripple noise in the intermediate voltage Vm News. Under this purpose, in the prior art, Vm is usually designed to be as close as possible to Vout, so that most of the voltage conversion from Vin to Vout is completed in the first-stage switching power supply circuit, so as to improve the conversion as much as possible. efficiency.

低压降稳压电路对于涟波杂讯的过滤能力称为电源拒斥率(PowerSupply Rejection Ratio,本说明书下文中简称PSRR),PSRR与三项因素有关:低压降稳压电路的输入至输出压降值、输出端的负载电流、以及低压降稳压电路之内耗电流(quiescent current)。压降值越高,PSRR越佳;负载电流越高,PSRR越差;内耗电流越高,PSRR越佳。但显然,压降值和内耗电流若升高,将不利于电压转换效率。The ability of the low-dropout voltage regulator circuit to filter ripple noise is called the power supply rejection ratio (PowerSupply Rejection Ratio, hereinafter referred to as PSRR in this manual). PSRR is related to three factors: the input-to-output voltage drop of the low-dropout voltage regulator circuit value, the load current at the output, and the internal consumption current (quiescent current) of the low dropout regulator circuit. The higher the voltage drop value, the better the PSRR; the higher the load current, the worse the PSRR; the higher the internal consumption current, the better the PSRR. But obviously, if the voltage drop value and internal consumption current increase, it will be unfavorable to the voltage conversion efficiency.

现有技术中,并未针对负载端的需求,做任何适应性的设计。其考量非常简单,仅是将中间电压Vm与输出电压Vout间的压降设计为尽可能低的定值,亦即将第一级切换式电源供应电路的输出设定为定值。此种设计虽然简单,且有高转换效率的优点,但缺点是,若负载端对杂讯较为敏感时,此种现有技术电路将不能满足负载端的需求。In the prior art, no adaptive design is made for the requirements of the load side. The consideration is very simple, that is, the voltage drop between the intermediate voltage Vm and the output voltage Vout is designed to be as low as possible, that is, the output of the first-stage switching power supply circuit is set to be a constant value. Although this design is simple and has the advantage of high conversion efficiency, the disadvantage is that if the load end is sensitive to noise, this prior art circuit cannot meet the requirements of the load end.

详言之,请参阅图2,此为概念示意图,其中横坐标代表负载电流,亦即电源供应装置的输出电流,纵坐标代表量度,由图中可见,随着负载电流(输出电流)增加,中间电压Vm的杂讯会增加,但低压降稳压电路的PSRR会下降。两者相乘的结果如第三条示意线所示,输出电压Vout之整体杂讯会随着负载电流增加而增加。In detail, please refer to Figure 2, which is a conceptual schematic diagram, where the abscissa represents the load current, that is, the output current of the power supply device, and the ordinate represents the measurement. It can be seen from the figure that as the load current (output current) increases, The noise of the intermediate voltage Vm will increase, but the PSRR of the low dropout regulator circuit will decrease. The result of multiplying the two is shown in the third schematic line, the overall noise of the output voltage Vout will increase as the load current increases.

有鉴于此,显然需要提供一种能动态控制转换效率和输出杂讯,并根据负载端的需求,来达成其间平衡的电源供应装置。In view of this, it is obvious to provide a power supply device that can dynamically control the conversion efficiency and output noise, and achieve a balance between them according to the requirements of the load end.

发明内容 Contents of the invention

有鉴于此,本发明即针对上述现有技术之不足,提出一种电源供应装置,以解决前述困扰,并达成转换效率和输出杂讯间的最佳平衡。In view of this, the present invention aims at the deficiencies of the above-mentioned prior art, and proposes a power supply device to solve the aforementioned problems and achieve an optimal balance between conversion efficiency and output noise.

本发明之第二目的在于提供一种适用于电源供应装置中的电压转换方法。The second object of the present invention is to provide a voltage conversion method suitable for a power supply device.

为达上述之目的,在本发明的其中一个实施例中,提供了一种高效率且低杂讯的电源供应装置,包含:一切换式电源供应电路,其将一输入电压转换为一中间电压;一低压降稳压电路,其将该中间电压转换为一输出电压,以提供负载电流给一负载;以及反馈控制电路,其调整该低压降稳压电路的杂讯过滤能力,使其随该负载电流增加而增加。To achieve the above purpose, in one embodiment of the present invention, a high-efficiency and low-noise power supply device is provided, including: a switching power supply circuit, which converts an input voltage into an intermediate voltage ; a low dropout voltage regulator circuit, which converts the intermediate voltage into an output voltage to provide a load current to a load; and a feedback control circuit, which adjusts the noise filtering capability of the low dropout voltage regulator circuit so that it follows the increases with increasing load current.

上述实施例中,当该负载电流增加时,该反馈控制电路可提高中间电压和输出电压间之压降,或提高该低压降稳压电路之内耗电流。In the above embodiment, when the load current increases, the feedback control circuit can increase the voltage drop between the intermediate voltage and the output voltage, or increase the internal consumption current of the low dropout voltage stabilizing circuit.

此外,根据本发明的另一个实施例,是提供一种转换电压的方法,包含以下步骤:(A)提供一切换式电源供应电路,其将一输入电压转换为一中间电压;(B)提供一低压降稳压电路,其将该中间电压转换为一输出电压,以供应负载电流给一负载;以及(C)调整该低压降稳压电路的杂讯过滤能力,使其随该负载电流增加而增加。In addition, according to another embodiment of the present invention, a method for converting voltage is provided, including the following steps: (A) providing a switching power supply circuit, which converts an input voltage into an intermediate voltage; (B) providing a low-dropout voltage regulator circuit, which converts the intermediate voltage into an output voltage to supply a load current to a load; and (C) adjusting the noise filtering capability of the low-dropout voltage regulator circuit so that it increases with the load current And increase.

上述方法中,与该低压降稳压电路的杂讯过滤能力有关的讯号,可为:该低压降稳压电路中输出级晶体管之栅极电压讯号、或门源极电压讯号、或门漏极电压讯号、或该低压降稳压电路中误差放大器之输出电压讯号、或负载电流讯号、或负载之异常讯号。In the above method, the signal related to the noise filtering capability of the low dropout voltage stabilizing circuit can be: the gate voltage signal of the output stage transistor in the low dropout voltage stabilizing circuit, the OR gate source voltage signal, or the gate drain The voltage signal, or the output voltage signal of the error amplifier in the low dropout regulator circuit, or the load current signal, or the abnormal signal of the load.

以下将通过对具体实施例详加说明,当更容易了解本发明之目的、技术内容、特点及其所达成之功效。The specific embodiments will be described in detail below, so that it is easier to understand the purpose, technical content, characteristics and effects of the present invention.

附图说明 Description of drawings

图1为现有技术的电源供应装置的示意电路图。FIG. 1 is a schematic circuit diagram of a power supply device in the prior art.

图2示意说明现有技术的缺点。Figure 2 schematically illustrates the disadvantages of the prior art.

图3A-3C用以说明本发明之原理。3A-3C are used to illustrate the principle of the present invention.

图4为示意电路图,示出本发明的电源供应装置的其中一个实施例。FIG. 4 is a schematic circuit diagram showing one embodiment of the power supply device of the present invention.

图5A和图5B举例说明如何利用调变讯号MOD来控制切换式电源供应电路。5A and 5B illustrate how to use the modulation signal MOD to control the switching power supply circuit.

图6、7、8说明反馈控制电路之较具体实施例,其对应于使用PMOS作为输出级晶体管的低压降稳压电路。6, 7 and 8 illustrate more specific embodiments of feedback control circuits, which correspond to low-dropout regulator circuits using PMOS as output-stage transistors.

图9A与图9B说明图6、7、8实施例中元件替代方式。9A and 9B illustrate the alternatives of components in the embodiments of FIGS. 6 , 7 and 8 .

图10和图11说明反馈控制电路之另两具体实施例,其对应于使用NMOS作为输出级晶体管的低压降稳压电路。FIG. 10 and FIG. 11 illustrate another two specific embodiments of the feedback control circuit, which correspond to the low-dropout regulator circuit using NMOS as the output-stage transistor.

图12为示意电路图,示出本发明的电源供应装置的再另一个实施例。FIG. 12 is a schematic circuit diagram showing still another embodiment of the power supply device of the present invention.

图13举例说明说明如何利用调变讯号MOD来控制低压降稳压电路的内耗电流。FIG. 13 illustrates how to use the modulating signal MOD to control the internal consumption current of the low dropout regulator circuit.

图14A与图14B举例说明从负载电路进行反馈产生调变讯号MOD的作法。FIG. 14A and FIG. 14B illustrate the method of generating the modulating signal MOD through feedback from the load circuit.

图15A与图15B为示意电路图,示出本发明的电源供应装置的再另一个实施例。15A and 15B are schematic circuit diagrams showing yet another embodiment of the power supply device of the present invention.

图中符号说明Explanation of symbols in the figure

10 切换式电源供应电路10 Switching power supply circuit

15 电压加总电路15 Voltage Summing Circuit

16 电压相减电路16 voltage subtraction circuit

20 低压降稳压电路20 Low drop voltage regulator circuit

30 反馈控制电路30 Feedback control circuit

33 电流镜33 current mirror

42 位误差率(Bit Error Rate,BER)计数器42-bit Error Rate (Bit Error Rate, BER) counter

44 数字模拟转换器44 Digital to Analog Converter

50 负载50 load

EA10,EA20 误差放大器EA10, EA20 Error Amplifier

FB 切换式电源供应电路中之反馈电压FB Feedback voltage in switching power supply circuit

GM 转导电路GM transduction circuit

MOD 调变讯号MOD modulation signal

MOD’数字调变讯号MOD’ digital modulation signal

Q21,Q22,Q31,Q32,Q33,Q34,Q35 晶体管Q21, Q22, Q31, Q32, Q33, Q34, Q35 Transistors

R21,R22,R31,R32,R41 电阻R21, R22, R31, R32, R41 resistors

Vin 输入电压Vin input voltage

Vm 中间电压Vm intermediate voltage

Vout 输出电压Vout output voltage

Vref10,Vref20 参考电压Vref10, Vref20 reference voltage

具体实施方式 Detailed ways

首先从原理上来说明本发明的概念。请参考图3A-3C,首先说明图3A,本发明的基本概念之一为:当负载电流增加时,相对应地升高低压降稳压电路之PSRR,以将输出杂讯保持在负载端可以接受的范围内(图标为概念示意,所有示意线不必然为直线;输出电压Vout之整体杂讯并不需要为定值)。达成图3A结果的方式,例如可如图3B所示,使低压降稳压电路的压降值随负载电流增加而增加,或可如图3C所示,使低压降稳压电路的内耗电流Icc随负载电流增加而增加,当然亦可两者并用,或采用其它方式。Firstly, the concept of the present invention will be described in principle. Please refer to Figures 3A-3C, first explain Figure 3A, one of the basic concepts of the present invention is: when the load current increases, the PSRR of the low-dropout voltage regulator circuit is correspondingly increased to keep the output noise at the load end. Within the acceptable range (the icon is a conceptual illustration, and all the schematic lines are not necessarily straight lines; the overall noise of the output voltage Vout does not need to be a constant value). The way to achieve the result in Fig. 3A, for example, as shown in Fig. 3B, the voltage drop value of the low-dropout voltage regulator circuit increases with the increase of the load current, or as shown in Fig. 3C, the internal consumption current Icc of the low-dropout voltage regulator circuit It increases with the increase of load current, of course, both can be used together, or other methods can be adopted.

请参考图4,其中以示意电路图的方式显示本发明的其中一个实施例。如图所示,在本实施例中,提供了一个反馈控制电路30,根据低压降稳压电路20的内部或外部讯号(图标为示意,故仅绘出与内部连接;请对照参阅图第14A与图14B),反馈产生调变讯号MOD,以调整第一级切换式电源供应电路10的输出设定。就切换式电源供应电路10而言,调整其输出设定的方法例如为:调整其内之误差放大器EA10的输入,如图5A和5B所示;当然亦可使用其它方式来调整,例如调整EA10之输入偏移电压(Input Offset Voltage)等等。切换式电源供应电路之详细结构已为熟悉本技术者所熟知,在本发明概念的揭示与教导下,熟悉本技术者当可根据本发明的精神,思及各种根据调变讯号MOD,来调整切换式电源供应电路10之输出设定的方法,均应属于本发明的范围。重点是,根据调变讯号MOD,调整切换式电源供应电路10之输出,使中间电压Vm因应调变讯号MOD而改变,也对应地调整了第二级低压降稳压电路20的压降值,并进而调整了低压降稳压电路20的PSRR。Please refer to FIG. 4 , which shows an embodiment of the present invention in a schematic circuit diagram. As shown in the figure, in this embodiment, a feedback control circuit 30 is provided, according to the internal or external signal of the low dropout voltage stabilizing circuit 20 (the icon is for illustration, so only the internal connection is drawn; please refer to Figure 14A for comparison. 14B ), the feedback generates the modulating signal MOD to adjust the output setting of the first-stage switching power supply circuit 10 . As far as the switching power supply circuit 10 is concerned, the method for adjusting its output setting is, for example: adjusting the input of the error amplifier EA10 inside it, as shown in FIGS. The input offset voltage (Input Offset Voltage) and so on. The detailed structure of the switchable power supply circuit is well known to those skilled in the art. Under the disclosure and teaching of the concept of the present invention, those skilled in the art should be able to consider various modulating signal MODs according to the spirit of the present invention. The method for adjusting the output setting of the switching power supply circuit 10 should belong to the scope of the present invention. The point is that according to the modulation signal MOD, the output of the switching power supply circuit 10 is adjusted, so that the intermediate voltage Vm changes according to the modulation signal MOD, and the voltage drop value of the second-stage low-dropout voltage regulator circuit 20 is also adjusted correspondingly. Furthermore, the PSRR of the low dropout regulator circuit 20 is adjusted.

在图5A和图5B中,将两个电压相加或相减后输出的电路15、16,有多种方法可以达成,此为熟悉本技术者所熟知,在此不一一详述。举例而言,可先将两电压个别转换为电流,将电流相加或相减后,再将该电流转换成电压,此电压即为两电压之和/差。In FIG. 5A and FIG. 5B , the circuits 15 and 16 for adding or subtracting two voltages to output can be realized in many ways, which are well known to those skilled in the art and will not be detailed here. For example, the two voltages can be converted into currents respectively, and the currents can be added or subtracted, and then the currents can be converted into a voltage, and the voltage is the sum/difference of the two voltages.

反馈控制电路30有多种方式可以产生调变讯号MOD,例如可以根据负载电流、或低压降稳压电路20的内部元件讯号、或对于低压降稳压电路20之PSRR具有指针意义的讯号,来产生之。以下举数个具体实施例加以说明,需强调的是,这些实施例供证明本发明已可实施,但非限制本发明的范围;熟悉本技术者当可根据本发明内容加以类推。There are many ways for the feedback control circuit 30 to generate the modulating signal MOD. For example, it can be based on the load current, or the signal of the internal components of the low-dropout voltage regulator circuit 20, or a signal that has a pointer meaning to the PSRR of the low-dropout voltage regulator circuit 20. produce it. Several specific examples are given below for illustration. It should be emphasized that these examples are provided to prove that the present invention can be implemented, but not to limit the scope of the present invention;

反馈控制电路30的第一实施例可参阅图6,图中左方之低压降稳压电路20为以PMOS作为输出级晶体管之典型低压降稳压电路,其右方为本发明的反馈控制电路30。通过对电阻R21,R22,R31,R32的阻值、及晶体管Q21和晶体管Q31的匹配设计,可使电流I1远大于电流I2,故反馈控制电路30本身的耗能不大。令晶体管Q21的栅源极电压为Vgs21,晶体管Q31的栅源极电压为Vgs31,则流过晶体管Q31的电流I2等于(Vgs21-Vgs31)/R31,且由于该电流很小,故Vgs31约等于晶体管Q31的导通临界值Vth31,因此电流I2约等于(Vgs21-Vth31)/R31,而调变讯号MOD(此例中为模拟电压讯号)的电压值即等于The first embodiment of the feedback control circuit 30 can be referred to FIG. 6 , the low dropout voltage stabilizing circuit 20 on the left in the figure is a typical low dropout voltage stabilizing circuit using PMOS as the output stage transistor, and the right side is the feedback control circuit of the present invention 30. By matching the resistances of resistors R21, R22, R31, R32 and transistors Q21 and Q31, the current I1 can be much larger than the current I2, so the energy consumption of the feedback control circuit 30 itself is small. Let the gate-source voltage of the transistor Q21 be Vgs21, and the gate-source voltage of the transistor Q31 be Vgs31, then the current I2 flowing through the transistor Q31 is equal to (Vgs21-Vgs31)/R31, and because the current is very small, Vgs31 is approximately equal to the transistor Q31 The conduction threshold of Q31 is Vth31, so the current I2 is approximately equal to (Vgs21-Vth31)/R31, and the voltage value of the modulating signal MOD (in this example, an analog voltage signal) is equal to

R32*I2=R32(Vgs21-Vth31)/R31R32*I2=R32(Vgs21-Vth31)/R31

Vth31、R31、R32皆为定值,故调变讯号MOD仅为Vgs21之函数,亦即为负载电流Iout的函数(Iout≈I1)。Vth31, R31, and R32 are all fixed values, so the modulation signal MOD is only a function of Vgs21, that is, a function of the load current Iout (Iout≈I1).

反馈控制电路30的第二实施例可参阅图7,本实施例与前例不同之处在于,本实施例使调变讯号MOD仅为晶体管Q21的栅漏极电压Vgd21之函数。与前例相同,由于电流I2很小,故Vgs31约等于PMOS晶体管Q31的导通临界值Vth31,且Vgs32约等于NMOS晶体管Q32的导通临界值Vth32。PMOS晶体管Q31的栅极与晶体管Q21的漏极连接,因此电流I2约等于(Vgd21-Vth31-Vth32)/R31,而调变讯号MOD(此例中为模拟电压讯号)的电压值即等于The second embodiment of the feedback control circuit 30 can be referred to FIG. 7. The difference between this embodiment and the previous embodiment is that the modulation signal MOD is only a function of the gate-drain voltage Vgd21 of the transistor Q21. Same as the previous example, since the current I2 is very small, Vgs31 is approximately equal to the conduction threshold Vth31 of the PMOS transistor Q31, and Vgs32 is approximately equal to the conduction threshold Vth32 of the NMOS transistor Q32. The gate of the PMOS transistor Q31 is connected to the drain of the transistor Q21, so the current I2 is approximately equal to (Vgd21-Vth31-Vth32)/R31, and the voltage value of the modulation signal MOD (in this example, an analog voltage signal) is equal to

R32*I2=R32(Vgd21-Vth31-Vth32)/R31R32*I2=R32(Vgd21-Vth31-Vth32)/R31

Vth31、Vth32、R31、R32皆为定值,故调变讯号MOD仅为Vgd21之函数。Vth31, Vth32, R31, and R32 are all fixed values, so the modulation signal MOD is only a function of Vgd21.

反馈控制电路30的第三实施例可参阅图8,在本实施中调变讯号MOD’为数字讯号。数字调变讯号MOD’的应用方式举例说明如下:例如,负载端可能仅有两种操作模式,则中间电压Vm只需要在两种电压值之间变换,因此并不需要连续变化的模拟调变讯号MOD,而只需要两位阶的数字调变讯号MOD’;此时调变讯号MOD’并不以第5A和5B图所示的方式加以运用,而是以其它方式控制切换式电源供应电路10,以调整中间电压Vm。Refer to FIG. 8 for a third embodiment of the feedback control circuit 30. In this embodiment, the modulation signal MOD' is a digital signal. The application of the digital modulation signal MOD' is illustrated as follows: For example, there may be only two operating modes at the load end, and the intermediate voltage Vm only needs to be changed between the two voltage values, so there is no need for continuously changing analog modulation Signal MOD, and only two-level digital modulation signal MOD' is required; at this time, the modulation signal MOD' is not used in the manner shown in Figures 5A and 5B, but is used to control the switching power supply circuit in other ways 10, to adjust the intermediate voltage Vm.

本实施例中,在MOD输出准位的转换点时,I2=Ib,故电阻R31上的跨压等于Ib*R31。如电流镜33正常作用,表示NMOS晶体管Q32与NMOS晶体管Q33皆导通,亦即晶体管Q21的栅极电压Vg21(亦即误差放大器EA20的输出)等于(Vth32+Ib*R31+Vth33),此时若稍提高Vg21,因为NMOS晶体管Q34导通电流增加,故调变讯号MOD’处于低位准。相对地,若Vg21小于(Vth32+Ib*R31+Vth33),则NMOS晶体管Q34导通电流小于Ib,调变讯号MOD’的电压上升而处于高位准。因Vth32、Ib、R31、Vth33皆为定值,故调变讯号MOD’的高低位准,与晶体管Q21的栅极电压Vg21相依:In this embodiment, at the switching point of the MOD output level, I2=Ib, so the voltage across the resistor R31 is equal to Ib*R31. If the current mirror 33 works normally, it means that both the NMOS transistor Q32 and the NMOS transistor Q33 are turned on, that is, the gate voltage Vg21 of the transistor Q21 (that is, the output of the error amplifier EA20) is equal to (Vth32+Ib*R31+Vth33), at this time If Vg21 is slightly increased, the modulation signal MOD' is at a low level because the conduction current of the NMOS transistor Q34 increases. Relatively, if Vg21 is smaller than (Vth32+Ib*R31+Vth33), the conduction current of the NMOS transistor Q34 is smaller than Ib, and the voltage of the modulating signal MOD' rises to a high level. Since Vth32, Ib, R31, and Vth33 are all constant values, the high and low levels of the modulating signal MOD' depend on the gate voltage Vg21 of the transistor Q21:

MOD’=H当Vg21<(Vth32+Ib*R31+Vth33)MOD'=H when Vg21<(Vth32+Ib*R31+Vth33)

MOD’=L当Vg21>(Vth32+Ib*R31+Vth33)MOD'=L when Vg21>(Vth32+Ib*R31+Vth33)

以上三实施例电路中之源极追随器(图6中之晶体管Q31、图7、图8中的晶体管Q32),可用图9A或图9B的电路来取代,如此更可使晶体管的导通临界值为0,便利建立更单纯的函数关系;图中G,S,D分别取代原本晶体管Q31或晶体管Q32的栅极、源极、漏极,可供与对应的节点连接。The source follower (transistor Q31 in FIG. 6, transistor Q32 in FIG. 7, and FIG. 8) in the above three embodiment circuits can be replaced by the circuit in FIG. 9A or FIG. 9B, so that the conduction of the transistor can be critical The value is 0, which facilitates the establishment of a simpler functional relationship; in the figure, G, S, and D respectively replace the original gate, source, and drain of the transistor Q31 or Q32, and can be connected to corresponding nodes.

此外,以上三实施例中,低压降稳压电路20的输出级晶体管为PMOS晶体管,但当然,若低压降稳压电路20的输出级晶体管为NMOS晶体管,本发明也同样可行;具体实施例如图10、图11。图10与图7相似,但输出级晶体管为NMOS晶体管Q22,其栅源极电压为Vgs22。在本实施例中,调变讯号MOD为模拟电压讯号,其电压值等于R32*I2=R32(Vgs22-Vth31-Vth32)/R31。图11与图8相似,但输出级晶体管为NMOS晶体管Q22,且NMOS晶体管Q32改为PMOS晶体管Q35。在本实施例中,调变讯号MOD’为数字讯号,当电流镜33正常作用时,表示晶体管Q35与Q33皆导通,且当供应电压Vpp与晶体管Q22栅极电压Vg22间的压差(Vpp-Vg22)大于(Vth35+Ib*R31)时,NMOS晶体管Q34导通电流大于Ib,故调变讯号MOD’处于低位准。相对地,若(Vpp-Vg22)小于(Vth35+Ib*R31),则NMOS晶体管Q34导通电流小于Ib,调变讯号MOD’的电压上升而处于高位准。因Vpp、Vth35、Ib、R31皆为定值,故调变讯号MOD’的高低位准,与晶体管Q22的栅极电压Vg22相依:In addition, in the above three embodiments, the output stage transistor of the low dropout voltage stabilizing circuit 20 is a PMOS transistor, but of course, if the output stage transistor of the low dropout voltage stabilizing circuit 20 is an NMOS transistor, the present invention is also feasible; the specific embodiment is shown in Fig. 10. Figure 11. FIG. 10 is similar to FIG. 7, but the output stage transistor is an NMOS transistor Q22, and its gate-source voltage is Vgs22. In this embodiment, the modulation signal MOD is an analog voltage signal, and its voltage value is equal to R32*I2=R32(Vgs22-Vth31-Vth32)/R31. FIG. 11 is similar to FIG. 8, but the output stage transistor is an NMOS transistor Q22, and the NMOS transistor Q32 is changed to a PMOS transistor Q35. In this embodiment, the modulation signal MOD' is a digital signal. When the current mirror 33 works normally, it means that both the transistors Q35 and Q33 are turned on, and when the voltage difference between the supply voltage Vpp and the gate voltage Vg22 of the transistor Q22 (Vpp When -Vg22) is greater than (Vth35+Ib*R31), the conduction current of the NMOS transistor Q34 is greater than Ib, so the modulation signal MOD' is at a low level. Relatively, if (Vpp-Vg22) is less than (Vth35+Ib*R31), the conduction current of the NMOS transistor Q34 is less than Ib, and the voltage of the modulation signal MOD' rises to a high level. Since Vpp, Vth35, Ib, and R31 are all constant values, the high and low levels of the modulating signal MOD' depend on the gate voltage Vg22 of the transistor Q22:

MOD’=H当Vg22>Vpp-(Vth35+Ib*R31)MOD'=H when Vg22>Vpp-(Vth35+Ib*R31)

MOD’=L当Vg22<Vpp-(Vth35+Ib*R31)MOD'=L when Vg22<Vpp-(Vth35+Ib*R31)

图10、图11中提供给误差放大器EA20的供应电压Vpp,可直接使用输入电压Vin,或使用其它比Vm高的电压。The supply voltage Vpp provided to the error amplifier EA20 in FIG. 10 and FIG. 11 can directly use the input voltage Vin, or use other voltages higher than Vm.

图4与图5A、5B中,调变讯号MOD反馈控制第一级切换式电源供应电路10的输出设定,以调整中间电压Vm。根据图3C,在本发明的概念下,亦可反馈控制低压降稳压电路20的内耗电流,如图12所示。其具体实施例,举一例如图13,在本实施例中,误差放大器EA20的耗电,以路径100上的电流Ics来表示,此电流在无其它电路控制下原本为定值Ic。根据本发明,可运用转导电路(transconductance)GM,利用调变讯号MOD产生电流I3,其电流值等于调变讯号MOD之电压值除以电阻R41。而电流Ics即等于定值Ic与(MOD/R41)之和,换言之,可通过升高MOD的电压值,来增加电流Ics,而电流Ics即为低压降稳压电路20内耗电流的主要部份。In FIG. 4 and FIGS. 5A and 5B , the modulation signal MOD feeds back to control the output setting of the first-stage switching power supply circuit 10 to adjust the intermediate voltage Vm. According to FIG. 3C , under the concept of the present invention, the internal consumption current of the low dropout regulator circuit 20 can also be feedback-controlled, as shown in FIG. 12 . Its specific embodiment is shown in FIG. 13 as an example. In this embodiment, the power consumption of the error amplifier EA20 is represented by the current Ics on the path 100, which is originally a constant value Ic without other circuit control. According to the present invention, a transconductance circuit (transconductance) GM can be used to generate a current I3 using the modulation signal MOD, and the current value is equal to the voltage value of the modulation signal MOD divided by the resistor R41. The current Ics is equal to the sum of the fixed value Ic and (MOD/R41). In other words, the current Ics can be increased by increasing the voltage value of MOD, and the current Ics is the main part of the internal consumption current of the low dropout regulator circuit 20 .

上述各实施例中,其调变讯号MOD均是取自低压降稳压电路20,但本发明并不局限于此,亦可从负载端反馈产生调变讯号MOD。因负载端可能为各种电路,故不能一一尽述,作法仅举两例如图14A与图14B,假设负载端对涟波杂讯敏感,因涟波杂讯有震荡特性,故可能会造成负载端之间歇性异常而产生一定之位误差率(Bit Error Rate,BER),此时可通过位误差率计数器42统计并输出其位误差率,再通过数字模拟转换器44,将其转换为模拟电压讯号,即可供作为调变讯号MOD;当然,亦可通过逻辑电路,产生数字调变讯号MOD’。熟悉本技术者在本案揭示教导下,当可根据负载端之电路特性,设计出各种反馈产生调变讯号MOD或调变讯号MOD’的方法,在此不一一详述,但均应属于本发明之权利范围。In the above-mentioned embodiments, the modulating signal MOD is obtained from the low-dropout regulator circuit 20 , but the present invention is not limited thereto, and the modulating signal MOD can also be fed back from the load end. Because the load end may be various circuits, it is not possible to describe them one by one. Just two examples are shown in Figure 14A and Figure 14B. Assuming that the load end is sensitive to ripple noise, because ripple noise has an oscillating characteristic, it may cause A certain bit error rate (Bit Error Rate, BER) is generated due to the intermittent abnormality between the load terminals. At this time, the bit error rate can be counted and output by the bit error rate counter 42, and then converted by the digital-to-analog converter 44 into The analog voltage signal can be used as the modulating signal MOD; of course, the digital modulating signal MOD' can also be generated through a logic circuit. Under the guidance of this case, those familiar with the technology can design various feedback methods to generate modulation signal MOD or modulation signal MOD' according to the circuit characteristics of the load end. They will not be described in detail here, but they should all belong to The scope of rights of the present invention.

除以上所述外,如图15A与图15B所示,直接侦测电流讯号,并据以产生调变讯号MOD(或调变讯号MOD’),当然也是可以的,其详细作法不另赘示。In addition to the above, as shown in Figure 15A and Figure 15B, it is of course also possible to directly detect the current signal and generate the modulation signal MOD (or modulation signal MOD') accordingly, and the detailed method will not be shown here. .

以上已针对较佳实施例来说明本发明,唯以上所述,仅为使熟悉本技术者易于了解本发明的内容而已,并非用来限定本发明之权利范围。如前所述,对于熟悉本技术者,当可在本发明精神内,立即思及各种等效变化。例如,所有实施例中所示直接连接的两元件,可在其间插入不影响讯号意义的电路,例如延迟电路、开关电路等等。再如,第一级切换式电源供应电路10,并不限定为降压、升压或反压电路。又如,所有实施例中,均系假设负载端需要固定的电压Vout,但若负载端需要可变的电压Vout,则亦可通过数字或模拟反馈控制机制来调整第一级切换式电源供应电路10及/或第二级低压降稳压电路20之电压转换比率,例如藉由反馈讯号调整误差放大器EA10及/或误差放大器EA20之输入等,此亦属本发明之概念。将故凡依本发明之概念与精神所为之均等变化或修饰,均应包括于本发明之申请专利范围内。The present invention has been described above with reference to the preferred embodiments, but the above description is only for making those skilled in the art understand the content of the present invention easily, and is not intended to limit the scope of rights of the present invention. As mentioned above, those skilled in the art should immediately conceive of various equivalent changes within the spirit of the invention. For example, in all the embodiments where two elements are directly connected, a circuit that does not affect the meaning of the signal can be inserted between them, such as a delay circuit, a switch circuit, and the like. For another example, the first stage switchable power supply circuit 10 is not limited to a buck, boost or reverse voltage circuit. As another example, in all the embodiments, it is assumed that the load terminal requires a fixed voltage Vout, but if the load terminal requires a variable voltage Vout, the first stage switching power supply circuit can also be adjusted through a digital or analog feedback control mechanism 10 and/or the voltage conversion ratio of the second-stage low-dropout regulator circuit 20 , such as adjusting the input of the error amplifier EA10 and/or the error amplifier EA20 through feedback signals, is also the concept of the present invention. Therefore, all equivalent changes or modifications made according to the concept and spirit of the present invention shall be included in the scope of the patent application of the present invention.

Claims (16)

1. the power supply device of a high efficiency and low noise comprises:
One suitching type power supply circuit, it is converted to an intermediate voltage with an input voltage;
One low-pressure drop voltage-stabilizing circuit, it is converted to an output voltage with this intermediate voltage, to provide load current to a load; And
Feedback control circuit, the noise filter capacity that it adjusts this low-pressure drop voltage-stabilizing circuit makes it increase with this load current.
2. the power supply device of high efficiency as claimed in claim 1 and low noise, wherein when this load current increased, this feedback control circuit improved the pressure drop between intermediate voltage and output voltage.
3. the power supply device of high efficiency as claimed in claim 2 and low noise wherein has an error amplifier in this switching power supply circuit, and this feedback control circuit exports a signal, to adjust an input of this error amplifier.
4. the power supply device of high efficiency as claimed in claim 1 and low noise, wherein when this load current increased, this feedback control circuit improved power consumption stream within this low-pressure drop voltage-stabilizing circuit.
5. the power supply device of high efficiency as claimed in claim 4 and low noise wherein has an error amplifier in this low-pressure drop voltage-stabilizing circuit, and this feedback control circuit exports a signal, to adjust the current sinking of this error amplifier.
6. the power supply device of high efficiency as claimed in claim 1 and low noise, wherein this feedback control circuit extracts signal within this low-pressure drop voltage-stabilizing circuit, and produces the modulation signal, to adjust the noise filter capacity of this low-pressure drop voltage-stabilizing circuit.
7. the power supply device of high efficiency as claimed in claim 6 and low noise, wherein this low-pressure drop voltage-stabilizing circuit comprises an error amplifier and an output stage transistor, the grid of this output stage transistor of the output of this error amplifier control, and wherein this feedback control circuit extracts signal from the grid of this output stage transistor or drain electrode or source electrode or with take up an official post both or above three.
8. the power supply device of high efficiency as claimed in claim 1 and low noise, wherein this feedback control circuit extracts signal from this load, and produces the modulation signal, to adjust the noise filter capacity of this low-pressure drop voltage-stabilizing circuit.
9. the power supply device of high efficiency as claimed in claim 8 and low noise, wherein this feedback control circuit has a bit error rate counter, is electrically connected with load and produces the bit error rate signal.
10. the method for a changing voltage comprises following steps:
One suitching type power supply circuit is provided, and it is converted to an intermediate voltage with an input voltage;
One low-pressure drop voltage-stabilizing circuit is provided, and it is converted to an output voltage with this intermediate voltage, gives a load with the supply load current; And
Adjust the noise filter capacity of this low-pressure drop voltage-stabilizing circuit, it is increased with this load current.
11. the method for changing voltage as claimed in claim 10, wherein this noise filter capacity is represented with the power rejection rate of this low-pressure drop voltage-stabilizing circuit.
12. the method for changing voltage as claimed in claim 10, wherein this step (C) comprises: make the voltage drop value or the in-fighting electric current of this low-pressure drop voltage-stabilizing circuit, increase with this load current.
13. the method for changing voltage as claimed in claim 10, wherein this step (C) comprises:
(C1) the noise filter capacity signal related of extraction and this low-pressure drop voltage-stabilizing circuit;
(C2) produce the modulation signal; And
(C3) this modulation signal is imported this switching power supply circuit, with adjust its output among between voltage.
14. the method for changing voltage as claimed in claim 10, wherein this step (C) comprises:
(C1) the noise filter capacity signal related of extraction and this low-pressure drop voltage-stabilizing circuit;
(C2) produce the modulation signal; And
(C3) this modulation signal is imported this low-pressure drop voltage-stabilizing circuit, to adjust its in-fighting electric current.
15. the method for changing voltage as claimed in claim 13, wherein this low-pressure drop voltage-stabilizing circuit comprises an error amplifier and an output stage transistor, the grid of this output stage transistor of the output of this error amplifier control, and wherein the signal in this step (C1) be the grid voltage signal of this output stage transistor or output voltage signal or the load current signal or the load abnormal signal of door source voltage signal or a drain voltage signal or this error amplifier.
16. the method for changing voltage as claimed in claim 14, wherein this low-pressure drop voltage-stabilizing circuit comprises an error amplifier and an output stage transistor, the grid of this output stage transistor of the output of this error amplifier control, and wherein the signal in this step (C1) be the grid voltage signal of this output stage transistor or output voltage signal or the load current signal or the load abnormal signal of door source voltage signal or a drain voltage signal or this error amplifier.
CNA2007100062794A 2007-02-07 2007-02-07 High-efficiency and low-noise power supply device and method for converting voltage Pending CN101242141A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2007100062794A CN101242141A (en) 2007-02-07 2007-02-07 High-efficiency and low-noise power supply device and method for converting voltage

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2007100062794A CN101242141A (en) 2007-02-07 2007-02-07 High-efficiency and low-noise power supply device and method for converting voltage

Publications (1)

Publication Number Publication Date
CN101242141A true CN101242141A (en) 2008-08-13

Family

ID=39933415

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007100062794A Pending CN101242141A (en) 2007-02-07 2007-02-07 High-efficiency and low-noise power supply device and method for converting voltage

Country Status (1)

Country Link
CN (1) CN101242141A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101676827B (en) * 2008-09-16 2011-10-26 凹凸电子(武汉)有限公司 Method for converting an input voltage to an output voltage, power regulator and electronic system
CN102591400A (en) * 2011-01-12 2012-07-18 深圳艾科创新微电子有限公司 Low-dropout regulator and method of improving power supply rejection of LDO (low-dropout regulator)
CN102645944A (en) * 2011-02-16 2012-08-22 联发科技(新加坡)私人有限公司 Regulator providing various output voltages
CN105388956A (en) * 2015-11-13 2016-03-09 上海斐讯数据通信技术有限公司 Dynamic adjustment method and system for load current and electronic equipment
CN106249795A (en) * 2016-08-31 2016-12-21 电子科技大学 A kind of LDO circuit of output of floating
WO2017107193A1 (en) * 2015-12-25 2017-06-29 华为技术有限公司 Low dropout regulator and voltage regulation method
CN110417288A (en) * 2019-08-06 2019-11-05 珠海格力电器股份有限公司 Novel switching power supply driving circuit and control method thereof
CN112311332A (en) * 2019-08-02 2021-02-02 立锜科技股份有限公司 Signal amplifying circuit with high power supply rejection ratio and driving circuit therein
CN113589876A (en) * 2021-08-23 2021-11-02 深圳昂瑞微电子技术有限公司 Power control circuit

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101676827B (en) * 2008-09-16 2011-10-26 凹凸电子(武汉)有限公司 Method for converting an input voltage to an output voltage, power regulator and electronic system
CN102591400A (en) * 2011-01-12 2012-07-18 深圳艾科创新微电子有限公司 Low-dropout regulator and method of improving power supply rejection of LDO (low-dropout regulator)
CN102645944A (en) * 2011-02-16 2012-08-22 联发科技(新加坡)私人有限公司 Regulator providing various output voltages
US8878513B2 (en) 2011-02-16 2014-11-04 Mediatek Singapore Pte. Ltd. Regulator providing multiple output voltages with different voltage levels
CN102645944B (en) * 2011-02-16 2014-12-03 联发科技(新加坡)私人有限公司 Regulator providing various output voltages
CN105388956A (en) * 2015-11-13 2016-03-09 上海斐讯数据通信技术有限公司 Dynamic adjustment method and system for load current and electronic equipment
WO2017107193A1 (en) * 2015-12-25 2017-06-29 华为技术有限公司 Low dropout regulator and voltage regulation method
CN106249795A (en) * 2016-08-31 2016-12-21 电子科技大学 A kind of LDO circuit of output of floating
CN112311332A (en) * 2019-08-02 2021-02-02 立锜科技股份有限公司 Signal amplifying circuit with high power supply rejection ratio and driving circuit therein
CN112311332B (en) * 2019-08-02 2024-05-03 立锜科技股份有限公司 Signal amplifier circuit with high power supply rejection ratio and driving circuit therein
CN110417288A (en) * 2019-08-06 2019-11-05 珠海格力电器股份有限公司 Novel switching power supply driving circuit and control method thereof
CN110417288B (en) * 2019-08-06 2021-01-15 珠海格力电器股份有限公司 Novel switching power supply driving circuit and control method thereof
CN113589876A (en) * 2021-08-23 2021-11-02 深圳昂瑞微电子技术有限公司 Power control circuit
CN113589876B (en) * 2021-08-23 2023-12-15 深圳昂瑞微电子技术有限公司 Power control circuit

Similar Documents

Publication Publication Date Title
CN101242141A (en) High-efficiency and low-noise power supply device and method for converting voltage
US8823343B2 (en) Power amplifying circuit, DC-DC converter, peak holding circuit, and output voltage control circuit including the peak holding circuit
TWI335706B (en) Power supply with high efficiency and low noise
KR102182026B1 (en) Constant voltage circuit
US20070210770A1 (en) AC-coupled equivalent series resistance
US9831757B2 (en) Voltage regulator
CN107024958B (en) A kind of linear voltage-stabilizing circuit with fast load transient response
US9509205B2 (en) Power converter with negative current capability and low quiescent current consumption
US8648639B2 (en) Duty adjustment circuits and signal generation devices using the same
US20180375434A1 (en) Buck voltage converter
KR20120064617A (en) Voltage regulator
CN103631299B (en) A kind of constant pressure difference, variable output voltage low pressure difference linear voltage regulator
CN109164866A (en) Low dropout regulator based on negative charge pump enhancement and power management chip
CN109725673B (en) Fully-integrated multi-output stacked low-dropout linear voltage regulator
CN104617885B (en) A kind of Poewr control method and its device for mobile terminal power amplifier
CN100508370C (en) Source follower and stable current feedback circuit thereof
JP2014164702A (en) Voltage regulator
CN103840664A (en) Constant-current control circuit, switching regulator, integrated circuit and constant-current control method
US9367073B2 (en) Voltage regulator
CN109787603B (en) Low-conduction flatness analog switch
CN115776228A (en) DC-DC converter
JP2019110733A (en) Switching power supply
CN109474171B (en) Control circuit and power management chip
CN113190077A (en) Voltage stabilizing circuit
KR100863529B1 (en) Operational amplifier circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Open date: 20080813