CN101236978A - Sensitized chip encapsulation structure and its making method - Google Patents
Sensitized chip encapsulation structure and its making method Download PDFInfo
- Publication number
- CN101236978A CN101236978A CNA2007100079812A CN200710007981A CN101236978A CN 101236978 A CN101236978 A CN 101236978A CN A2007100079812 A CNA2007100079812 A CN A2007100079812A CN 200710007981 A CN200710007981 A CN 200710007981A CN 101236978 A CN101236978 A CN 101236978A
- Authority
- CN
- China
- Prior art keywords
- substrate
- chip
- insulating barrier
- glass substrate
- manufacture method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Solid State Image Pick-Up Elements (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
The invention provides a sensitive chip encapsulation structure and a producing method thereof. A sensitive chip is constructed on one side of a wafer through utilizing a jointing layer, the upper side of the sensitive chip is provided with a color light filtering array, and constructively provided with a glass substrate of a weir wall; the glass substrate covers the upper side of the color light filtering array, a proper interspace is formed through utilizing the glass substrate and the color light filtering arraying at the same time. Rays can be directly received through the constructed sensitive chip on the upper side of the wafer, which can increase the ray perforation rate.
Description
Technical field
The present invention relates to a kind of sensitized chip encapsulation structure and manufacture method thereof, relate in particular to a kind of light penetration rate that increases, to improve the sensitized chip encapsulation structure and the manufacture method thereof of resolution.
Background technology
Along with prevailing of audio-visual multimedia, digital image device releases one after another, and the status of its key core part diagram image-position sensor also becomes more and more important.Imageing sensor mainly is responsible for converting the picture signal of light to the signal of telecommunication, and can be divided into charge coupled cell (Charge CoupledDevice usually according to the type of sensing element, be called for short CCD) imageing sensor and CMOS (Complementary Metal Oxide Semiconductor) (ComplementaryMetal Oxide Semiconductor is called for short CMOS) imageing sensor etc.Wherein, because complement metal oxide semiconductor image sensor has low price, low power consumption, pixel can read at random and advantage such as high degree of integration, therefore be used at present shooting mobile phone and network camera (webcam) etc. comparatively in the product of par more.
And Figure 13 is the generalized section of known image transducer, the sensitive chip 81 of this imageing sensor 80 is configured in the substrate 82, and wherein sensitive chip 81 is made of a plurality of optical diodes (photo diode) with p-n junction (p-n junction) in the substrate 82.In more detail, sensitive chip 81 normally is made of the p-n junction that forms naturally between n type doped region, p type doped region and n type doped region in the substrate 82 and the p type doped region.
Internal connecting layer (interconnection layer) 84 is configured in the substrate 82, and wherein include many metal interconnectings and the dielectric layer between these metal interconnectings (not indicating among the figure), these metal interconnectings are suitable for sensitive chip 81 received signals are transferred to circuit board 85, to carry out subsequent image processing.And colored filter 86 is configured on the internal connecting layer 84 in the arrayed mode, and correspond to sensitive chip 81 in the substrate 82, and each colored filter 86 top all is coated with the lenticule 87 in order to collected light, the top of lenticule 87 then disposes glass substrate 88, and is connected with internal connecting layer 84 by supporter 89.
In addition, the incident ray (also promptly absorbing or reflection ray) that the dielectric layer in the internal connecting layer 84 (among the figure indicate) also can stop portions, and make light intensity decay gradually in internal connecting layer 84, and then cause the sensitive chip 81 light intensity deficiency that senses.
Summary of the invention
In view of this, main purpose of the present invention is promptly providing a kind of light penetration rate that increases, to improve the sensitized chip encapsulation structure and the manufacture method thereof of resolution.
For achieving the above object, technical scheme of the present invention is:
A kind of sensitized chip encapsulation structure, it includes at least: wafer, be provided with first and second surface, its first surface combines with several sensitive chips by being provided with knitting layer; Several sensitive chips have between each sensitive chip at interval, are arranged on by knitting layer on the first surface of wafer, and its each sensitive chip top is respectively equipped with colour filter array; Glass substrate, its glass substrate one side is provided with a plurality of weirs wall, and is arranged at the top, interval of each sensitive chip by this weir wall, and makes glass substrate and colour filter array form appropriate gap.
According to sensitized chip encapsulation structure of the present invention, wherein this wafer second surface construction in regular turn has substrate, first insulating barrier, conductive layer, and second insulating barrier of outermost and circuit pin, and each circuit pin passes second insulating barrier and contacts with conductive layer.
According to sensitized chip encapsulation structure of the present invention, wherein this colour filter array utilizes knitting layer to be arranged at each sensitive chip top respectively.
According to sensitized chip encapsulation structure of the present invention, wherein this weir wall is a photoresist.
According to sensitized chip encapsulation structure of the present invention, wherein this photoresist is anti-welding green lacquer.
The present invention also provides a kind of manufacture method of photosensitizing type Chip Packaging, and this method comprises the following steps: a, in wafer one side knitting layer is set, and construction has a plurality of sensitive chips on knitting layer; B, colour filter array is set on sensitive chip; C, provide the glass substrate that is provided with the weir wall; D, this glass substrate is covered in colour filter array top, and utilizes the weir wall to make glass substrate and colour filter array formation appropriate gap.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein after steps d, can further carry out substrate adhesion, the first insulating barrier construction, cutting, conductive layer construction, the second insulating barrier construction for the first time, steps such as circuit pin and cutting for the second time are set.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein this substrate adhesion step side in addition of corresponding to sensitive chip in wafer is by the knitting layer substrate of adhering.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein this first insulating barrier construction step is coated with insulating material on substrate, utilizes the exposure imaging mode to form first insulating barrier at the ad-hoc location of substrate again.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein cutting step differed from first insulating barrier in substrate and was formed with the first road chase first time this.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein the degree of depth of this first road chase is good to touch the weir wall.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein this weir wall is a photoresist.
According to the manufacture method of photosensitizing type Chip Packaging of the present invention, wherein this photoresist is anti-welding green lacquer.
During enforcement, this wafer one side utilizes the knitting layer construction that sensitive chip is arranged, this sensitive chip top then is provided with colour filter array, other has a glass substrate that is provided with the weir wall, and this glass substrate is covered in the colour filter array top, utilize glass substrate and colour filter array to form appropriate gap simultaneously, directly receive light, can increase the penetrance of light by the sensitive chip that is built in the wafer top.
Description of drawings
Fig. 1 is sensitized chip encapsulation structure structure cutaway view among the present invention.
Fig. 2 is provided with the procedure of processing schematic diagram of sensitive chip for wafer among the present invention.
Fig. 3 is provided with the procedure of processing schematic diagram of colour filter array for sensitive chip among the present invention.
Fig. 4 is the structural representation of glass substrate among the present invention.
Fig. 5 is covered in the procedure of processing schematic diagram of colour filter array for glass substrate among the present invention.
Fig. 6 is substrate adhesion procedure of processing schematic diagram among the present invention.
Fig. 7 (A), Fig. 7 (B) are the first insulating barrier construction procedure of processing schematic diagram among the present invention.
Fig. 8 is cutting processing step schematic diagram for the first time among the present invention.
Fig. 9 is conductive layer procedure of processing schematic diagram among the present invention.
Figure 10 (A), Figure 10 (B) are the second insulating barrier procedure of processing schematic diagram among the present invention.
Figure 11 is provided with circuit pin procedure of processing schematic diagram among the present invention.
Figure 12 is cutting processing step schematic diagram for the second time among the present invention.
Figure 13 is the generalized section of known image transducer.
Wherein, description of reference numerals is as follows:
10---sensitized chip encapsulation structure
1---wafer
11---first surface
12---second surface
2---knitting layer
3---sensitive chip
31---at interval
4---colour filter array
5---glass substrate
51---the weir wall
61---substrate
62---first insulating barrier
621-insulating material
63---conductive layer
64---second insulating barrier
641-passage
65---the circuit pin
71---the first road chase
72---the second road chase
80---imageing sensor
81---sensitive chip
82---substrate
84---internal connecting layer
85---circuit board
86---colored filter
87---lenticule
88---glass substrate
89---supporter
91---extraneous light
Embodiment
Characteristics of the present invention can be consulted the detailed description of illustrations and embodiment and obtained to be well understood to.
The present invention's " sensitized chip encapsulation structure and manufacture method thereof ", the basic structure of this sensitized chip encapsulation structure 10 is formed as shown in Figure 1, and it includes at least:
Several sensitive chips 3,3 of each sensitive chips have interval 31, are arranged on by a knitting layer 2 on the first surface 11 of wafer 1, and its each sensitive chip 3 tops are respectively equipped with colour filter array 4.
And second surface 12 construction in regular turn of wafer 1 has substrate 61, first insulating barrier 62, conductive layer 63, and second insulating barrier 64 and circuit pin 65 of outermost, each circuit pin 65 passes second insulating barrier 64 and contacts with conductive layer 63, the electric connection that constitutes between wafer 1 and the circuit pin 65 by conductive layer 63 again, and can be used as the solder joint that this sensitized chip encapsulation structure 10 is connected with printed circuit board (PCB).
With this, constitute a kind of this photo-sensitive cell and directly be established on the wafer, can reduce and stop light, increasing light penetration rate and sensitization usefulness, and the advantage that can improve this resolution and have high pixel when being applied to the pickup image device.
As for, the encapsulation flow process of whole sensitized chip encapsulation structure 10 such as Fig. 2 include in regular turn to shown in Figure 12:
A, at the first surface 11 of wafer 1 knitting layer 2 is set, and construction has a plurality of sensitive chips 3 on knitting layer 2, as shown in Figure 2,3 of each sensitive chips have at interval 31.
B, on sensitive chip 3, utilize knitting layer 2 that colour filter array 4 is set, as shown in Figure 3.
C, provide the glass substrate 5 that is provided with weir wall 51, as shown in Figure 4, these glass substrate 5 one sides are provided with a plurality of weirs wall 51.
D, this glass substrate 5 is covered in colour filter array 4 tops, as shown in Figure 5, and each weir wall 51 is arranged at 31 places at interval, and utilizes this weir wall 51 to make glass substrate 5 and colour filter array 4 form appropriate gap.
E, substrate are adhered step as shown in Figure 6, and the second surface 12 that corresponds to sensitive chip 3 at wafer 1 has substrate 61 by knitting layer 2 adhesions, and this substrate 61 also can be glass material.
F, the first insulating barrier construction step are shown in Fig. 7 (A), (B), on substrate 61, be coated with insulating material 621, when implementing, insulating material 621 can be photoresist or resin, and after imposing suitable planarization, utilize the exposure imaging mode to form first insulating barrier 62 again in the ad-hoc location of substrate 61.
G, for the first time cutting step differs from first insulating barrier, 62 places in substrate 61 and is formed with the first road chase 71 as shown in Figure 8, and the degree of depth of this first road chase 71 is to touch weir wall 51 or to stretch into weir wall 51.
H, conductive layer construction be coated with the metal material of one deck as encapsulation conductive layer 63 at first insulating barrier, 62 bottoms, and this conductive layer 63 extend to the first road chase, 71 surfaces as shown in Figure 9.
G, the second insulating barrier construction are shown in Figure 10 (A), (B), bottom at conductive layer 63 is coated with insulating material to form second insulating barrier 64, this second insulating barrier 64 is similarly photoresist or resin, and utilizes the useful passage 641 that continues for conductive layer 63 and circuit pin of processing mode construction such as exposure, development.
H, the circuit pin is set as shown in figure 11,641 places are provided with circuit pin 65 at passage, its circuit pin 65 passes second insulating barrier 64 and contacts with conductive layer 63, the electric connection that constitutes between wafer 1 and the circuit pin 65 by conductive layer 63 again, and can be used as the solder joint that this sensitized chip encapsulation structure is connected with printed circuit board (PCB).
I, for the second time cutting step is formed with the second road chase 72 that stretches into glass substrate 5 at the first road chase, 71 places as shown in figure 12, so that each sensitive chip 3 is separated, makes each sensitized chip encapsulation structure 10 become complete individuality; Certainly, when sensitized chip encapsulation structure 10 encapsulated separately, this step can be saved equally.
Technology contents of the present invention and technical characterstic are open as above, yet those skilled in the art still may do various variation and the modifications that do not deviate from creation spirit of the present invention based on disclosure of the present invention.Therefore, it is disclosed that protection scope of the present invention should be not limited to embodiment, and should comprise various do not deviate from variation of the present invention and modifications, and contained by following claim.
Claims (13)
1. sensitized chip encapsulation structure, it includes at least:
Wafer is provided with first and second surface, and its first surface combines with several sensitive chips by being provided with knitting layer;
Several sensitive chips have between each sensitive chip at interval, are arranged on by knitting layer on the first surface of wafer, and its each sensitive chip top is respectively equipped with colour filter array;
Glass substrate, its glass substrate one side is provided with a plurality of weirs wall, and is arranged at the top, interval of each sensitive chip by this weir wall, and makes glass substrate and colour filter array form appropriate gap.
2. sensitized chip encapsulation structure as claimed in claim 1, wherein this wafer second surface construction in regular turn has substrate, first insulating barrier, conductive layer, and second insulating barrier of outermost and circuit pin, each circuit pin passes second insulating barrier and contacts with conductive layer.
3. sensitized chip encapsulation structure as claimed in claim 1, wherein this colour filter array utilizes knitting layer to be arranged at each sensitive chip top respectively.
4. sensitized chip encapsulation structure as claimed in claim 1, wherein this weir wall is a photoresist.
5. sensitized chip encapsulation structure as claimed in claim 4, wherein this photoresist is anti-welding green lacquer.
6. the manufacture method of a photosensitizing type Chip Packaging comprises the following steps:
A, knitting layer is set, and construction there are a plurality of sensitive chips on knitting layer in wafer one side;
B, colour filter array is set on sensitive chip;
C, provide the glass substrate that is provided with the weir wall;
D, this glass substrate is covered in colour filter array top, and utilizes the weir wall to make glass substrate and colour filter array formation appropriate gap.
7. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 6 wherein can further carry out substrate adhesion, the first insulating barrier construction, cutting, conductive layer construction, the second insulating barrier construction for the first time, steps such as circuit pin and cutting for the second time are set after steps d.
8. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 7, wherein this substrate adhesion step side in addition of corresponding to sensitive chip in wafer is by the knitting layer substrate of adhering.
9. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 7, wherein this first insulating barrier construction step is coated with insulating material on substrate, utilizes the exposure imaging mode to form first insulating barrier at the ad-hoc location of substrate again.
10. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 7, wherein cutting step differed from first insulating barrier in substrate and formed the first road chase first time this.
11. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 10, wherein the degree of depth of this first road chase is good to touch the weir wall.
12. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 3, wherein this weir wall is a photoresist.
13. the manufacture method of photosensitizing type Chip Packaging as claimed in claim 12, wherein this photoresist is anti-welding green lacquer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007100079812A CN101236978B (en) | 2007-02-01 | 2007-02-01 | Sensitized chip encapsulation structure and its making method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007100079812A CN101236978B (en) | 2007-02-01 | 2007-02-01 | Sensitized chip encapsulation structure and its making method |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN 201110071298 Division CN102176459B (en) | 2007-02-01 | 2007-02-01 | Photosensitive chip encapsulation structure and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101236978A true CN101236978A (en) | 2008-08-06 |
CN101236978B CN101236978B (en) | 2011-05-18 |
Family
ID=39920454
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007100079812A Expired - Fee Related CN101236978B (en) | 2007-02-01 | 2007-02-01 | Sensitized chip encapsulation structure and its making method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101236978B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106298697A (en) * | 2016-08-23 | 2017-01-04 | 苏州科阳光电科技有限公司 | Chip packaging method and encapsulating structure |
CN111370332A (en) * | 2018-12-26 | 2020-07-03 | 中芯集成电路(宁波)有限公司 | Packaging method of camera shooting assembly |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6856357B1 (en) * | 1999-06-11 | 2005-02-15 | Stmicroelectronics Limited | Image sensor packaging |
KR100595898B1 (en) * | 2003-12-31 | 2006-07-03 | 동부일렉트로닉스 주식회사 | Image sensor and method for fabricating the same |
-
2007
- 2007-02-01 CN CN2007100079812A patent/CN101236978B/en not_active Expired - Fee Related
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106298697A (en) * | 2016-08-23 | 2017-01-04 | 苏州科阳光电科技有限公司 | Chip packaging method and encapsulating structure |
CN106298697B (en) * | 2016-08-23 | 2019-07-09 | 苏州科阳光电科技有限公司 | Chip packaging method and encapsulating structure |
CN111370332A (en) * | 2018-12-26 | 2020-07-03 | 中芯集成电路(宁波)有限公司 | Packaging method of camera shooting assembly |
CN111370332B (en) * | 2018-12-26 | 2023-04-18 | 中芯集成电路(宁波)有限公司 | Packaging method of camera shooting assembly |
Also Published As
Publication number | Publication date |
---|---|
CN101236978B (en) | 2011-05-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7518206B2 (en) | Semiconductor device with a photoelectric converting portion and a light-shading means | |
KR101457790B1 (en) | Improved back side illuminated image sensor architecture, and method of making same | |
CN204539294U (en) | Imaging circuit and system | |
EP2908341B1 (en) | Semiconductor device with surface integrated focusing element | |
EP3376542B1 (en) | Solid-state imaging element and method for manufacturing same | |
CN107255843A (en) | Solid imaging element and its manufacture method and electronic installation | |
US10727260B2 (en) | Image sensor packaging method, image sensor package and lens module | |
CN103199098A (en) | Improved quantum efficiency back side illuminated CMOS image sensor and package, and method of making same | |
US20160049436A1 (en) | Chip package and method of manufacturing the same | |
CN107785384A (en) | Photoelectric conversion device and camera | |
CN100544011C (en) | Image sensing device and manufacture method thereof | |
US20190244998A1 (en) | Imaging devices, camera modules, and fabrication methods thereof | |
CN112992955B (en) | Chip packaging structure, manufacturing method thereof and electronic equipment | |
CN101236978B (en) | Sensitized chip encapsulation structure and its making method | |
CN111627940B (en) | CMOS image sensor packaging module, forming method thereof and image pickup device | |
CN110299375B (en) | Semiconductor structure and forming method thereof | |
US8076744B2 (en) | Photosensitizing chip package and manufacturing method thereof | |
CN102176459B (en) | Photosensitive chip encapsulation structure and manufacturing method thereof | |
KR100817710B1 (en) | CMOS image sensor with microlense having different radius of curvature comparing to wavelength of incident light and the method of fabricating the same | |
KR20070105763A (en) | Cmos image sensor and fabricating method therefore | |
KR100736423B1 (en) | Method for manufacturing image sensor and image sensor employing it | |
US20220165766A1 (en) | Image sensor and manufacturing process thereof | |
KR100749265B1 (en) | Image sensor | |
JP2024055835A (en) | Image Sensor | |
KR20240015395A (en) | Semiconductor package and image sensor package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20110518 Termination date: 20180201 |