CN101212441A - Method and system for processing signal in communication system - Google Patents

Method and system for processing signal in communication system Download PDF

Info

Publication number
CN101212441A
CN101212441A CNA2007101968630A CN200710196863A CN101212441A CN 101212441 A CN101212441 A CN 101212441A CN A2007101968630 A CNA2007101968630 A CN A2007101968630A CN 200710196863 A CN200710196863 A CN 200710196863A CN 101212441 A CN101212441 A CN 101212441A
Authority
CN
China
Prior art keywords
frequency
mixer
signal
mosfet
active
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2007101968630A
Other languages
Chinese (zh)
Other versions
CN101212441B (en
Inventor
埃德达约·奥乔
马德吉德·哈菲兹
阿里亚·贝扎特
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Avago Technologies Fiber IP Singapore Pte Ltd
Original Assignee
Zyray Wireless Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US11/618,853 external-priority patent/US8081947B2/en
Application filed by Zyray Wireless Inc filed Critical Zyray Wireless Inc
Publication of CN101212441A publication Critical patent/CN101212441A/en
Application granted granted Critical
Publication of CN101212441B publication Critical patent/CN101212441B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y02B60/50

Landscapes

  • Transceivers (AREA)
  • Transmitters (AREA)
  • Amplifiers (AREA)

Abstract

The invention relates to a method and a system for processing a signal in a communication system, in particular to a method for configurable Active/Passive Mixer and Shared GM Stage. The method includes the step of configuring an RF mixer in frequency demodulator to operate in an active mode or a passive mode. The in-phase processing path and the orthogonal processing path of the RF mixer share a same GM stage. One or more switches are used for controlling the RF mixer to operate in the active mode or the passive mode.

Description

The method and system of processing signals in communication system
Technical field
The present invention relates to design of electronic circuits and signal processing, particularly a kind of configurable type active/passive frequency mixer and shared GM level.
Background technology
In wireless telecommunication system, usually, become baseband signal from the intermediate frequency conversion of signals again with radio frequency (RF) conversion of signals received intermediate-freuqncy signal to order of megahertz.Some special system can directly convert radiofrequency signal to baseband signal.Usually, radiofrequency signal is mixed with local oscillation signal, obtains two sideband signals, one of them by two signals and form, another by two signals the difference form.Wherein, the poor frequency that forms by two signals is called " beat frequency ".Low frequency component wherein needs the further signal of processing often.A signal in two sideband signals can be elected to be intermediate-freuqncy signal, and this intermediate-freuqncy signal all is identical concerning the radiofrequency signal that all receive.Therefore, when wireless transmitter (as the wireless transmitter in the WLAN (wireless local area network)) receives a plurality of channel, can arrive and the corresponding frequency of one of 11 standard channels by the frequency tuning that changes local oscillation signal, thereby keep constant intermediate frequency.And constant intermediate frequency can make the shared common receive channel of most of receivers.
Now, the development of receiver all is because mobile radio communication equipment to a great extent, comprises that the wilderness demand of mobile phone causes.Along with mobile phone is more and more littler, the capacity of more small-sized battery has also just become a problem.Because most mobile phones all utilize CMOS (Complementary Metal Oxide Semiconductor) (CMOS) technology to carry out analog-to-digital conversion and most voice and data signal processing, a key factor need considering is: for cmos device, it is operated under the lower frequency.This is vital, because the power consumption of COMS device is directly related with its switching speed.Frequency is high more, and the switching speed of COMS device is also just fast more, and then power consumption is just big more.Therefore, a kind of receiver that can carry out frequency down-converts as quickly as possible can be arranged preferably, so that high-frequency RF (may be Gigahertz) is transformed into more low frequency, preferably base band frequency.
Except down-conversion operation, demodulator circuit also comes orthogonal channel and homophase channel separation.Received RF signal can be expressed as two components and, these two components are respectively sinusoidal component and the cosine component that is modulated on the carrier wave.Because sinusoidal wave 90 ° of phase shifts are cosine wave, thereby the cosine-modulation component is called in-phase component, the Sine Modulated component is called quadrature component.
As mentioned above, signal and the local oscillation signal that receives multiplied each other, just can realize channel separation.The base band component that this operation obtains can be used as the homophase passage and handles, and can obtain orthogonal channel and the local oscillation signal after 90 ° of the signal that receives and the phase shifts multiplied each other.
The factor that another one need be considered is the integrality of signal in the channel.Because the received signal of receiver antenna may be very faint, as 6 millivolts (6mV), so the first step of signal processing should be handled it by low noise amplifier LNA, this LNA does not add noise substantially in amplifying signal.Signal after the amplification will be by Filtering Processing, removing the unwanted signal part, and further amplifies and strengthens its intensity, mixes to come frequency down-converts to arrive more low frequency with local oscillation signal at last.The variation of other factors such as treatment process, voltage and temperature (PVT) also can cause dc shift.
Because the restriction of power consumption, particularly in communication terminal, a vital problem is that the quantity of components and parts in the analog radio frequency circuit and die area are minimized.The minimizing of the minimizing of component number, especially active device is because reduced bias current, so can reduce heat dissipation and power consumption when circuit is unloaded.Key is equally, some analogue device, and as inductance and big electric capacity, their use need be reduced in the space that occupies integrated circuit that may be too much therefore as far as possible.
The present invention that said system and the application's further part are introduced in conjunction with the accompanying drawings compares, and existing and limitation and defective conventional method are conspicuous for a person skilled in the art.
Summary of the invention
The present invention relates to configurable type active (active)/passive (passive) frequency mixer and GM level, below at least one width of cloth accompanying drawing, obtained abundant demonstration and/or description, and more completely illustrate in the claims.
According to an aspect of the present invention, provide a kind of in communication system the method for processing signals, comprising: the radio-frequency (RF) mixer in the frequency demodulator is configured, so that it is operated in active mode (active mode) or passive mode (passive mode).
Preferably, described method further comprises, in described frequency demodulator, one or more mixer stages of described radio-frequency (RF) mixer is transformed into active configuration (active configuration) from passive configuration (passive configuration).
Preferably, described method further comprises, the shared transconductance stage of the homophase treatment channel of described radio-frequency (RF) mixer and orthogonal processing passage (GM stage).
Preferably, described method further comprises, utilizes one or more switches to control described radio-frequency (RF) mixer and is operated in active mode or passive mode.
Preferably, described method further comprises, handles Broad-band Modulated Signal when described frequency demodulator is worked under described active mode.
Preferably, described method further comprises, handles narrow-band modulated when described frequency demodulator is worked under described passive mode.
According to an aspect of the present invention, provide a kind of in communication system the system of processing signals, it comprises one or more circuit, the radio-frequency (RF) mixer that is used for the configuration frequency demodulator is worked under active or passive mode.
Preferably, described one or more circuit can be transformed into active configuration from passive configuration with one or more mixer stages of the described radio-frequency (RF) mixer in the described frequency demodulator.
Preferably, described system also comprises a homophase treatment channel and a shared transconductance stage of orthogonal processing passage by described radio-frequency (RF) mixer.
Preferably, described one or more circuit utilize one or more switches control described radio-frequency (RF) mixer be operated in active or passive mode under.
Preferably, described system also is included in and handles Broad-band Modulated Signal when described frequency demodulator is configured to described active mode.
Preferably, described system also is included in and handles narrow-band modulated when described frequency demodulator is configured to described passive mode.
In description and accompanying drawing subsequently, will more fully understand lot of advantages of the present invention, aspect and new feature and specific embodiment.
Description of drawings
Figure 1A is the schematic block diagram according to the wireless terminal of the embodiment of the invention;
Figure 1B is the structural representation block diagram according to the radio-frequency front-end of the embodiment of the invention;
Fig. 2 is the structural representation block diagram according to the in-phase channel treatment channel and the orthogonal channel treatment channel of the shared GM level of having of the embodiment of the invention;
Fig. 3 is the structural representation block diagram according to the active mixer of the embodiment of the invention;
Fig. 4 is the schematic diagram according to the active mixer of the embodiment of the invention;
Fig. 5 is the schematic diagram according to the active load of the embodiment of the invention.
Embodiment
The present invention relates to the method and system of configurable type active/passive frequency mixer and shared GM level.Aspects more of the present invention comprise the radio-frequency (RF) mixer in the configuration frequency demodulator, make it to operate in active or passive mode.The shared GM level of the homophase of radio-frequency (RF) mixer and orthogonal processing passage (transconductance stage, GM stage).One or more mixer stages of radio-frequency (RF) mixer in the frequency demodulator can be transformed into active configuration from passive configuration.Can utilize one or more switches to control radio-frequency (RF) mixer operates in active or passive mode.
Figure 1A is the schematic block diagram according to an exemplary wireless terminal of the embodiment of the invention.Shown in Figure 1A, wireless terminal 150 comprises radio frequency receiver 153a, radiofrequency launcher 153b, digital baseband processor 159, processor 155, memory 157.Of the present invention during some implements, radio frequency receiver 153a and radiofrequency launcher 153b for example can be integrated in the radio-frequency (RF) transceiver 152.Can and accept antenna 151a with single emission is coupled on radio frequency receiver 153a and the radiofrequency launcher 153b.Switch or other devices with switching function are coupling between radio frequency receiver 153a and the radiofrequency launcher 153b, make antenna and to accept to change between the function in emission.Wireless terminal 150 can use in such as systems such as WLAN (wireless local area network), Cellular Networks and/or digital video broadcast network.In this, wireless terminal 150 can be supported multiple home control network communication protocol, comprises WLAN (wireless local area network) IEEE802.11n standard criterion.
Radio frequency receiver 153a comprises suitable logic, circuit and/or code, enables to handle the radiofrequency signal that receives.Radio frequency receiver 153a can receive the radiofrequency signal in a plurality of frequency ranges of the home control network communication protocol that wireless terminal 150 supported.Each frequency range that radio frequency receiver 153a supports all has corresponding front-end circuit, is used to carry out for example low noise amplification and down-converted operation.In this, frequency range that radio frequency receiver 153a supports more than one situation under, it can be described as the multiband receiver.In an alternative embodiment of the invention, wireless terminal 150 comprises more than one radio frequency receiver 153a, and wherein each radio frequency receiver 153a can be one-segment or multiband receiver.Radio frequency receiver 153a can realize on a chip.In one embodiment of the invention, radio frequency receiver 153a and radiofrequency launcher 153b can be integrated on the chip, form for example radio-frequency (RF) transceiver 152.In another embodiment of the present invention, radio frequency receiver 153a can be integrated in on the chip piece with the more than one device in the wireless terminal 150.
Radio frequency receiver 153a can be converted to the radiofrequency signal quadrature frequency conversion that receives the fundamental frequency signal that comprises homophase (I) component and quadrature (Q) component.For example, radio frequency receiver 153a can be a fundamental frequency signal with the direct frequency down-converts of the radiofrequency signal that receives.In some cases, before baseband signal component was sent to digital baseband processor 159, radio frequency receiver 153a can carry out analog-to-digital conversion to it.Under other situations, radio frequency receiver 153a can transmit the baseband signal component of analog form.
Digital baseband processor 159 comprises suitable logic, circuit and/or code, enables to handle fundamental frequency signal.In this, digital baseband processor 159 can be handled signal of receiving from radio frequency receiver 153a and/or the signal that will be sent to radiofrequency launcher 153b (existing as radiofrequency launcher 153b), so that be transferred to network.Based on the information in the processed signal, digital baseband processor 159 can provide control and/or feedback information to radio frequency receiver 153a and radiofrequency launcher 153b.Digital baseband processor 159 can send information in the processed signal and/or data to processor 155 and/or memory 157.In addition, digital baseband processor 159 can be from processor 155 and/or memory 157 reception information, and these information can be processed and be sent to radiofrequency launcher 153b, so that be transferred to network.In one embodiment of the invention, digital baseband processor 159 can be integrated in on the chip piece with the more than one device in the wireless terminal 150.
Radiofrequency launcher 153b can comprise suitable logic, circuit and/or code, enables to handle the radiofrequency signal that will launch.Radiofrequency launcher 153b can launch the radiofrequency signal of a plurality of frequency ranges.Each frequency range that radiofrequency launcher 153b supports is used to amplify with frequency up-converted and handles operation all to a front-end circuit should be arranged.In this, the frequency range of supporting as radiofrequency launcher 153b can be described as the multiband reflector during more than one.In another embodiment of the present invention, wireless terminal 150 can comprise the radiofrequency launcher 153b of (more thanone) more than, and wherein each radiofrequency launcher 153b can be one-segment or multiband reflector.Radiofrequency launcher 153b can realize on chip piece.In one embodiment of the invention, radiofrequency launcher 153b and radio frequency receiver 153a are integrated on the chip piece, form for example radio-frequency (RF) transceiver 152.In another embodiment of the present invention, radiofrequency launcher 153b can be integrated in on the chip piece with the more than one device in the wireless terminal 150.
Radiofrequency launcher 153b can be converted to radiofrequency signal with the fundamental frequency signal quadrature up-conversion that comprises in-phase component and quadrature component.For example, radiofrequency launcher 153b can be a radiofrequency signal with the direct frequency up-converted of fundamental frequency signal.In some cases, radiofrequency launcher 153b can carry out digital-to-analogue conversion to the baseband signal component that receives from digital baseband processor 159 before carrying out frequency up-converted.In other cases, radiofrequency launcher 153b can receive the fundamental frequency signal component of analog form.
Processor 155 can comprise suitable logic, circuit and/or code, and wireless terminal 150 can be controlled and/or data processing operation.Can utilize processor 155 to control at least a portion in radio frequency receiver 153a, radiofrequency launcher 153b, digital baseband processor 159 and/or the memory 157.In this, processor 155 can generate at least one signal and control operation in the wireless terminal 150.Processor 155 also can be carried out wireless terminal 150 employed application programs.For example, processor 155 can generate at least one control signal and/or executive utility, makes wireless terminal 150 can carry out current and wireless lan (wlan) communication that planned.
Memory 157 can comprise suitable logic, circuit and/or code, enables to store data and/or other information and uses for wireless terminal 150.For example, memory 157 can be used for storing data after the processing that digital baseband processor 159 and/or processor 155 produce.Memory 157 also can be used for stored information, such as the configuration information of the operation of at least one module in the may command wireless terminal 150.For example, memory 157 can comprise and is used to dispose radio frequency receiver 153a and makes it receive the necessary information of WLAN signal in suitable frequency range.
The present invention can be applied to the analog of radio frequency receiver 153a especially.
Figure 1B is the typical radio-frequency front-end architecture schematic block diagram according to the embodiment of the invention.Comprise among Figure 1B: antenna 160, balance/imbalance converter (balun) 162, low noise amplifier 164, demodulator 166.Wherein, demodulator 166 comprises multiplier 168 and 170.Figure 1B also illustrates: voltage signal VIP, VIN, VIP_MIAN, VIN_MAIN, TIA_OUT_IP, TIP_OUT_IN, TIA_OUT_QP, TIA_OUT_QN, VLOIP, VLOIN, VLOQP and VLOQN.
In the radio frequency communication system, the signal that receives comprises the fundamental frequency signal of carrying information, and this fundamental frequency signal is modulated onto usually than on the much higher carrier frequency of fundamental frequency signal bandwidth.Therefore, at the radio frequency receiver front end, by demodulate reception to signal can from carrier wave, obtain the fundamental frequency signal of carrying information.Moreover the radiofrequency signal that receives may not only comprise in-phase component but also comprise quadrature component.Because these two components need be handled in different receive paths, thereby homophase (I) channel and quadrature (Q) channel separation must be come.
Antenna 160 is caught received signal.Therefore the normally unbalanced signal of this received signal need be fed to it and be converted to balanced signal among balun 162 so that further handle.English word balun is combined by the un among the bal in the balance (balanced) and uneven (unbalanced).Balun is the electromagnetic coupled device, is used for unbalanced signal is converted to balanced signal, and vice versa.
Balanced transmission line is one and is loaded with the transmission line that the conductor of earth signal is formed separately by two.For the interference between minimum signal, can design it and make that the electromagnetic field of generation can be cancelled each other separately.For example can select opposite signal for use.In addition, balanced signal has stronger antijamming capability, and this is to be easier to remove because of the interference that meets with simultaneously in two conductors.
Therefore, the output of the balanced line of balun162, promptly balanced signal VIP, VIN before further handling, are sent to low noise amplifier 164 earlier and amplify.Signal VIP_MAIN after the amplification and VIN_MAIN are sent in the demodulator 166 and remove carrier wave, and in-phase channel and orthogonal channel are separated.Input signal VIP_MAIN and VIN_MAIN and the local oscillation signal represented by difference input VLOIP and VLOIN are multiplied each other, and can realize that separating of signal is in harmonious proportion separates.The multiply operation of multiplier 168 can be the I channel and produces balanced output signal TIA_OUT_IP/TIA_OUT_IN; In multiplier 170, input signal VIP_MAIN and VIN_MAIN and dephased local oscillation signal (being VLOQP/VLOQN) multiplied each other then can obtain the output signal of orthogonal channel.
The local oscillation signal frequency can be identical with carrier frequency.In some system, demodulation can the branch two-stage be carried out, and demodulates the signals to intermediate frequency by first demodulator earlier, by second demodulation stae intermediate-freuqncy signal is carried out further demodulation to generate baseband signal again.Among Figure 1B, demodulator 166 can adopt the frequency, demodulation frequency demodulation identical with carrier frequency, produces the baseband output signal TIA_OUT_IP/TIA_OUT_IN of in-phase channel, and the baseband output signal TIA_OUT_QN/TIA_OUT_QP of orthogonal channel.
Fig. 2 is the structural representation block diagram according to the in-phase channel treatment channel and the orthogonal channel treatment channel of the shared GM level of having of the embodiment of the invention.Illustrated among Fig. 2: GM level (GM stage) 202, load 204, coupling capacitance 206,208, and homophase passage processing module 210 and orthogonal channel processing module 212.Wherein, homophase passage processing module 210 can comprise isolation resistance 214 and 216, and mixer-block 218.Orthogonal channel processing module 212 can comprise isolation resistance 224 and 226, and mixer-block 228.Fig. 2 also illustrates: input signal VIP_MAIN, VIN_MAIN, VIP_AUX, VIN_AUX, VLOIN, VLOIP, VLOQN, VLOQP, electric current I RFP and IRFN, output current IO N, IOP, IOQN, IOQP.In-phase channel treatment channel and orthogonal channel treatment channel and shared GM level can be used in the demodulator 166 shown in Fig. 1 b.
Difference radio-frequency input signals VIP_MAIN/VIN_MAIN and auxiliary GM level linearizing signal VIP_AUX/VIN_AUX are input in the GM level 202.The difference output current IRFN/IRFP of GM level 202 is fed in the load 204.One end of electric capacity 206 links to each other with the IRFN of load 204 end.Another end of electric capacity 206 links to each other with 224 with resistance 214.The other end of resistance 214 links to each other with frequency mixer 218.The other end of resistance 224 links to each other with frequency mixer 228.One end of electric capacity 208 links to each other with the IRFP of load 204 end.The other end of electric capacity 208 can link to each other with 226 with resistance 216.The other end of resistance 216 links to each other with frequency mixer 218.The other end of resistance 226 links to each other with frequency mixer 228.Difference local oscillation signal VLOIN/VLOIP is fed to frequency mixer 218, and the difference output current of frequency mixer 218 is ION/IOP.Difference local oscillation signal VLOQN/VLOQP is fed to frequency mixer 228, and the difference output current of frequency mixer 228 is IOQN/IOQP.
Received signal and local oscillation signal and dephased local oscillation signal are multiplied each other respectively and in-phase channel and orthogonal channel can be separated, explain as Figure 1B.Can be observed from Fig. 2, before electric current I RFN/IRFP entered processing module piece 210,212 respectively, the processing of in-phase channel and orthogonal channel operation was duplicate.Therefore, in different embodiments of the invention, adopt the scheme of shared GM level 202, inductive load 204 and coupling capacitance 206,208, substituted two complete treatment channel that homophase and orthogonal channel all comprise GM level and load.This processing scheme can reduce this circuit shared area in integrated circuit significantly, especially because can save a load blocks (comprising inductance interior).
Yet, when using shared GM level 202, local oscillation signal VLOIN/VLOIP can be from the bleed input of orthogonal channel frequency mixer 228 of in-phase channel frequency mixer 218, and dephased local oscillation signal VLOQP/VLOQN is from the bleed input of in-phase channel frequency mixer 218 of orthogonal channel frequency mixer 228.Accordingly, in different embodiments of the invention, as shown in Figure 2, in signalling channel, introduce little isolation resistance 214,216,224 and 226, thereby frequency mixer 218 and frequency mixer 228 are kept apart.When sufficiently reducing the leakage of frequency mixer local oscillation signal,, can select less isolation resistance for the input signal that makes frequency mixer 218 and 228 is subjected to the load effect minimum.Isolation resistance 214,216,224 and 226 existence can make the noise factor degradation of demodulator circuit.
Fig. 3 is the structural representation block diagram according to the active mixer of the embodiment of the invention.GM level 306, load 308, coupling capacitance 310 and 312, current source 318 and 320, switch 314 and 316, isolation resistance 322,324,326,328, active frequency mixing module 302 and 304 have been shown among Fig. 3.Wherein, active frequency mixing module 302 can comprise passive frequency mixer 330, common-mode feedback (CMFB) module 332, switch 334 and 336.Active frequency mixing module 304 can comprise passive frequency mixer 340, common-mode feedback (CMFB) module 342, switch 344 and 346.Also show voltage signal VIP_MAIN, VIN_MAIN, VIP_AUX, VIN_AUX, VLOIN, VLOIP, avss, VLOQP and VLOQN among Fig. 3, and current signal I_bias, IRFN, IRFP, ION, IOP, IOQN and IOQP.
Difference radio-frequency input signals VIP_MAIN/VIN_MAIN and auxiliary GM level linearizing signal are input to GM level 306.The difference output current IRFN/IRFP of GM level 306 is fed to load 308.One end of electric capacity 310 links to each other with the IRFN of load 308 end.The other end of electric capacity 310 links to each other with resistance 322,326, switch SW 1316.The other end of resistance 322 links to each other with frequency mixer 330.The other end of resistance 326 links to each other with frequency mixer 340.The other end of switch SW 1316 links to each other with current source 318.The other end of current source 318 links to each other with avss.One end of electric capacity 312 links to each other with the IRFP of load 308 end.The other end of electric capacity 312 links to each other with resistance 324,328, switch SW 2314.The other end of resistance 324 links to each other with frequency mixer 330.The other end of resistance 328 links to each other with frequency mixer 340.The other end of switch SW 2314 links to each other with current source 320.The other end of current source 320 can link to each other with avss.Difference local oscillation signal VLOIN/VLOIP is fed to frequency mixer 330, and the difference output current of frequency mixer 330 is ION/IOP.ION links to each other with switch SW 3 334.The other end of switch SW 3 334 can link to each other with CMFB module 332.IOP can link to each other with switch SW 4 336.The other end of switch SW 4 336 can link to each other with CMFB module 332.Difference local oscillation signal VLOQN/VLOQP is fed to frequency mixer 340, and the difference output current of frequency mixer 340 is IOQN/IOQP.IOQN links to each other with switch SW 5344.The other end of switch SW 5 344 links to each other with CMFB module 342.IOQP links to each other with switch SW 6 346.The other end of switch SW 6 346 links to each other with CMFB module 342.
Active mixer structure shown in Figure 3 can be improved the performance of demodulator shown in Figure 1B 166.For example, compare with passive structures shown in Figure 2, active structure shown in Figure 3 can make the amplitude of local oscillator input VLOIN/VLOIP and VLOQN/VLOQP reduce under the same performance of maintenance.This can reduce the power consumption of local oscillator generation circuit greatly.Moreover, because the minimizing of local oscillator input VLOIN/VLOIP and VLOQN/VLOQP amplitude, the local oscillation signal quantity that leaks into orthogonal channel frequency mixer 340 from in-phase channel frequency mixer 330 can reduce, otherwise the leakage rate from orthogonal channel frequency mixer 340 to in-phase channel frequency mixer 330 also can reduce.On the other hand, it is littler that passive frequency mixer shown in Figure 2 and active mixer shown in Figure 3 are compared noise factor, and this is because it has lower flicker noise (flicker noise), especially on lower base band frequency.This may be owing to no direct current in the core devices of passive frequency mixer flows through.Adopt such scheme, can realize that many standard straight connect conversion or the best frequency mixer of Low Medium Frequency, wherein, can use the passive frequency mixer with low flash noise for narrowband modulation, and can use active mixer for wide-band modulation.
Fig. 2 is compared with Fig. 3, and frequency mixer 218 is corresponding to passive frequency mixer 330, and frequency mixer 228 is corresponding to passive frequency mixer 340.Add bias current I_bias by switch SW 1 316 and switch SW 2 314, and on in-phase channel treatment channel and orthogonal channel treatment channel, adding common-mode feedback module 332 and common-mode feedback module 342 respectively, passive frequency mixing module 330 and 340 can be converted to active mixer 302 and 304 respectively.Typical active mixer structure shown in Figure 3 by (opening) switch SW 1 316, SW2 314, SW3 334, SW4 336, SW5 344, the SW6 346 of opening circuit, just can be transformed into passive mode from active mode with it, promptly is converted to structure shown in Figure 2.
Fig. 4 is the schematic diagram according to the active mixer of the embodiment of the invention. Comprise coupling capacitance 414 and 416, biasing module 412, isolation resistance 418 and 420, passive frequency mixer 410, common-mode feedback module 426 among the figure.Biasing module 412 comprises MOSFET (isolated-gate field effect transistor (IGFET)) 452 and 454.Passive frequency mixer 410 comprises diode 440,424, and MOSFET 444,446,448,450.Common-mode feedback module 426 comprises resistance 456,458,468,470, electric capacity 460,462,464,466,472,478, current source 490, voltage source 482 and MOSFET 474,476,480,484,486,488,492,494.Also show input current IRFN, IRFP and IBIAS_MAIN among Fig. 4, output current IO N and IOP, supply voltage avdd and avss, and local oscillator input VLOIP and VLOIN.
MOSFET 452 and 454 in the biasing module 412 is corresponding with switch SW 1 316 shown in Fig. 3 and SW2 314 respectively. Isolation resistance 418 and 420 corresponds respectively to the isolation resistance 322 and 324 among Fig. 3.Passive frequency mixer 410 is exemplary embodiments of the frequency mixer 330 among Fig. 3.Common-mode feedback module 426 is corresponding to an exemplary embodiments of common-mode feedback module 332 shown in Figure 3.
Difference current IRFN is fed to electric capacity 414.The other end of electric capacity 414 links to each other with the drain electrode of MOSFET 452.IRFP is fed to electric capacity 416.The other end of electric capacity 416 links to each other with the drain electrode of MOSFET 454.MOSFET 452 links to each other with IBIAS_MAIN with 454 source electrode.One end of resistance 418 links to each other with the drain electrode of MOSFET 452, and the other end of resistance 418 and MOSFET 444 link to each other with 446 source electrode.MOSFET 444 links to each other with the drain electrode of MOSFET 448, and MOSFET 446 links to each other with the drain electrode of MOSFET 450.MOSFET 444 links to each other with the positive pole of diode 440 with 446 substrate.The other end of diode 440 links to each other with avdd.One end of resistance 420 links to each other with the drain electrode of MOSFET 454.The other end of resistance 420 and MOSFET 448 link to each other with 450 source electrode.MOSFET 448 links to each other with 450 the substrate and the positive pole of diode 424.The other end of diode 424 links to each other with avdd.MOSFET 444 links to each other with VLOIP with 450 grid, and MOSFET446 links to each other with VLOIN with 448 grid.One end of resistance 456 and MOSFET 444 link to each other with 474 drain electrode.The other end of resistance 456 links to each other with the grid of MOSFET 486.
The grid of MOSFET 486 also links to each other with electric capacity 460,462 and resistance 458.The other end of resistance 458 and MOSFET 450 link to each other with 476 drain electrode.The other end of electric capacity 460 links to each other with the drain electrode of MOSFET 474.The other end of electric capacity 462 links to each other with the drain electrode of MOSFET 476.One end of electric capacity 472 links to each other with the drain electrode of MOSFET474, and its other end links to each other with the source electrode of MOSFET 474.The grid of MOSFET 474 and resistance 468,470, the grid of MOSFET 476, the drain electrode of MOSFET 494 links to each other.The other end of resistance 468 links to each other with electric capacity 464, and the other end of electric capacity 464 links to each other with the drain electrode of MOSFET 474.The other end of resistance 470 links to each other with electric capacity 466, and the other end of electric capacity 466 links to each other with electric capacity 478 with the drain electrode of MOSFET 476.The other end of electric capacity 478 and MOSFET 474 link to each other with 476 source electrode, and link avdd.
The source electrode of MOSFET 494 links to each other with avdd with the source electrode of MOSFET 492.The grid of MOSFET 494 links to each other with drain electrode with the grid of MOSFET 492.492 drain electrode links to each other with the drain electrode of MOSFET 486.The source electrode of MOSFET 486 links to each other with the source electrode of MOSFET 488 and the drain electrode of MOSFET 480.The drain electrode of MOSFET 488 links to each other with the drain electrode of MOSFET 494.The grid of MOSFET 488 links to each other with the anode of voltage source 482.The negative terminal of voltage source 482 is linked avss.The source electrode of MOSFET 480 is linked avss.The grid of MOSFET 480 links to each other with the grid of MOSFET 484.The grid of MOSFET 484 links to each other with a drain electrode of oneself and an end of current source 490.The other end of current source 490 is linked avdd.The source electrode of MOSFET 484 is linked avss.Bias voltage module 412 can be used as switch control active mixer be operated in active or passive mode under.
Fig. 5 is the schematic diagram according to the active load of the embodiment of the invention.Load blocks 502 and common-mode feedback module 504 have been shown among Fig. 5.Load blocks 502 comprises electric capacity 506 and 508, resistance 510 and 512, four MOSFET 514,516,518 and 520.Common-mode feedback module 504 comprises voltage source 524,532, six MOSFET of current source 522,526,528,530,534 and 536.Also show input current IRFP, IRFN among Fig. 5, input voltage VIP_MIAN2, VIN_MAIN2, IBIAS_MIAN2, VIP_AUX2 and VIN_AUX2, and supply voltage avdd and avss.
One end of resistance 510 and electric capacity 506 links to each other with IRFP.The other end of the other end of resistance 510 and electric capacity 506, an end of resistance 512, electric capacity 508, the grid of MOSFET 528 links to each other.Resistance 512 is linked IRFN with the other end of electric capacity 508.The grid of MOSFET 514 is linked VIP_AUX2, and IRFP is linked in the drain electrode of MOSFET 514, and the source electrode of MOSFET 514 is linked avdd.The grid of MOSFET 518 is linked VIP_MAIN2, and IRFP is linked in the drain electrode of MOSFET 518, and the source electrode of MOSFET 518 is linked avdd.The grid of MOSFET516 is linked VIN_AUX2, and IRFN is linked in the drain electrode of MOSFET 516, and the source electrode of MOSFET 516 is linked avdd.
The grid of MOSFET 520 is linked VIN_MAIN2, and IRFN is linked in the drain electrode of MOSFET 520, and the source electrode of MOSFET520 is linked avdd.The drain and gate of MOSFET 534 is linked in the drain electrode of MOSFET 528, and links the grid of MOSFET 536. MOSFET 534 and 536 source electrode are linked avdd.Drain electrode and the IBIAS_MAIN2 of MOSFET 530 linked in the drain electrode of MOSFET 536. MOSFET 528 and 530 source electrode are connected to the drain electrode of MOSFET 522.The source electrode of MOSFET 522 is linked avss.The grid of MOSFET 522 is linked grid and the drain electrode of MOSFET 526.The source electrode of MOSFET 526 is linked avss.The anode of voltage source 524 is linked the grid of MOSFET 530, and the negative terminal of voltage source 524 is linked avss.One end of current source 532 is linked avdd, and the other end of current source 532 is linked the drain electrode of MOSFET 526.
Typical circuit shown in Figure 5 can replace inductive load shown in Figure 3 308.Because inductive load can occupy large stretch of area of nude film, therefore adopt active load to replace inductance to have certain advantage.Such structure can also provide more stable load in bigger bandwidth of operation when saving die area.Common-mode feedback module 504 can provide stable biasing for active load 502.
According to one embodiment of present invention, configurable type active/ passive frequency mixer 330 and 340 and the method and system of shared GM level 306 comprise, in frequency demodulator 166 (shown in Figure 1B), configuration radio-frequency (RF) mixer 168,170 is so that work under active or passive mode. RF frequency mixer 330 and 340 homophase processing module 302 and orthogonal processing module 304 shared GM levels 306.One or more switches 314,316,334,336,344 and 346 can be used to control RF frequency mixer 330 and 340 be operated in active or passive mode under.
The present invention can pass through hardware, software, and perhaps soft, combination of hardware realizes.The present invention can realize with centralized system at least one computer system, perhaps be realized with dispersing mode by the different piece in the computer system that is distributed in several interconnection.Anyly can realize that the computer system of said method or miscellaneous equipment all are applicatory.The combination of software and hardware commonly used can be the general-purpose computing system that computer program is installed, and by installing and carry out described program-con-trolled computer system, it is moved by described method.
The present invention can also implement by computer program, and described program comprises whole features that can realize the inventive method, when it is installed in the computer system, by operation, can realize method of the present invention.Computer program in the present specification refers to: one group of any expression formula of instructing that can adopt any program language, code or symbol to write, this instruction group makes system have information processing capability, with direct realization specific function, or after carrying out following one or two step, a) convert other Languages, coding or symbol to; B) reproduce with different forms, realize specific function.
The present invention describes by several specific embodiments, it will be appreciated by those skilled in the art that, without departing from the present invention, can also carry out various conversion and be equal to alternative the present invention.In addition, at particular condition or concrete condition, can make various modifications to the present invention, and not depart from the scope of the present invention.Therefore, the present invention is not limited to disclosed specific embodiment, and should comprise the whole execution modes that fall in the claim scope of the present invention.

Claims (10)

1. the method for a processing signals in communication system is characterized in that, comprising: the radio-frequency (RF) mixer in the frequency demodulator is configured, so that it is operated in active mode or passive mode.
2. according to claim 1 in communication system the method for processing signals, it is characterized in that, in described frequency demodulator, one or more mixer stages of described radio-frequency (RF) mixer are transformed into active configuration from passive configuration.
3. according to claim 1 in communication system the method for processing signals, it is characterized in that, make the homophase treatment channel and the shared transconductance stage of orthogonal processing passage (GM stage) of described radio-frequency (RF) mixer.
4. according to claim 1 in communication system the method for processing signals, it is characterized in that, utilize one or more switches to control described radio-frequency (RF) mixer and be operated in active mode or passive mode.
5. according to claim 1 in communication system the method for processing signals, it is characterized in that, when described frequency demodulator is worked, handle Broad-band Modulated Signal under described active mode.
6. according to claim 1 in communication system the method for processing signals, it is characterized in that, when described frequency demodulator is worked, handle narrow-band modulated under described passive mode.
7. the system of a processing signals in communication system is characterized in that, comprises one or more circuit, and the radio-frequency (RF) mixer that is used for the configuration frequency demodulator is worked under active or passive mode.
8. according to claim 7 in communication system the system of processing signals, it is characterized in that described one or more circuit can be transformed into active configuration from passive configuration with one or more mixer stages of the radio-frequency (RF) mixer in the described frequency demodulator.
9. according to claim 7 in communication system the system of processing signals, it is characterized in that, comprise a homophase treatment channel and a shared transconductance stage of orthogonal processing passage by described radio-frequency (RF) mixer.
10. according to claim 7 in communication system the system of processing signals, it is characterized in that, described one or more circuit utilize one or more switches control described radio-frequency (RF) mixer be operated in active or passive mode under.
CN200710196863.0A 2006-12-06 2007-12-06 Method and system for processing signal in communication system Expired - Fee Related CN101212441B (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US86881806P 2006-12-06 2006-12-06
US60/868,818 2006-12-06
US11/618,853 US8081947B2 (en) 2006-12-06 2006-12-31 Method and system for configurable active/passive mixer and shared GM stage
US11/618,853 2006-12-31

Publications (2)

Publication Number Publication Date
CN101212441A true CN101212441A (en) 2008-07-02
CN101212441B CN101212441B (en) 2015-04-29

Family

ID=39567325

Family Applications (7)

Application Number Title Priority Date Filing Date
CN200710199438.7A Active CN101207399B (en) 2006-12-06 2007-12-03 Method and system for controlling circuit in an emitter
CN200710197190.0A Active CN101257329B (en) 2006-12-06 2007-12-04 Controlling method and system in emitter
CN2007101991016A Active CN101257322B (en) 2006-12-06 2007-12-05 Method and system for processing signal received by communication medium
CN2007101934009A Active CN101257321B (en) 2006-12-06 2007-12-05 Method and system for processing signal
CN200710196863.0A Expired - Fee Related CN101212441B (en) 2006-12-06 2007-12-06 Method and system for processing signal in communication system
CNA2007101968645A Pending CN101207420A (en) 2006-12-06 2007-12-06 Method and system for processing signal
CNA2007101968626A Pending CN101207389A (en) 2006-12-06 2007-12-06 Method and system for receiving and/or sending signals via a radio communication media

Family Applications Before (4)

Application Number Title Priority Date Filing Date
CN200710199438.7A Active CN101207399B (en) 2006-12-06 2007-12-03 Method and system for controlling circuit in an emitter
CN200710197190.0A Active CN101257329B (en) 2006-12-06 2007-12-04 Controlling method and system in emitter
CN2007101991016A Active CN101257322B (en) 2006-12-06 2007-12-05 Method and system for processing signal received by communication medium
CN2007101934009A Active CN101257321B (en) 2006-12-06 2007-12-05 Method and system for processing signal

Family Applications After (2)

Application Number Title Priority Date Filing Date
CNA2007101968645A Pending CN101207420A (en) 2006-12-06 2007-12-06 Method and system for processing signal
CNA2007101968626A Pending CN101207389A (en) 2006-12-06 2007-12-06 Method and system for receiving and/or sending signals via a radio communication media

Country Status (1)

Country Link
CN (7) CN101207399B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790627A (en) * 2011-05-18 2012-11-21 联发科技股份有限公司 Phase-arrayed transceiver and transceiving circuit
US8970427B2 (en) 2011-05-18 2015-03-03 Mediatek Singapore Pte. Ltd. Phase-arrayed device and method for calibrating the phase-arrayed device

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010169504A (en) * 2009-01-22 2010-08-05 Anritsu Corp Jitter transfer characteristic measuring instrument
US8275331B2 (en) * 2009-04-21 2012-09-25 Qualcomm, Incorporated PA gain state switching based on waveform linearity
US8442581B2 (en) * 2009-06-05 2013-05-14 Mediatek Inc. System for the coexistence between a plurality of wireless communication modules
US9504092B2 (en) 2009-07-09 2016-11-22 Mediatek Inc. System for the coexistence between a plurality of wireless communications modules sharing single antenna
US9025583B2 (en) 2009-07-09 2015-05-05 Mediatek Inc. System for the coexistence between a plurality of wireless communication module sharing single antenna
CN102130697B (en) 2010-01-20 2015-05-27 华为技术有限公司 Receiver, transmitter and feedback device, transceiver and signal processing method
US8125276B2 (en) * 2010-03-12 2012-02-28 Samsung Electro-Mechanics Sharing of inductor interstage matching in parallel amplification system for wireless communication systems
US8467750B2 (en) * 2010-10-21 2013-06-18 Marvell World Trade Ltd. Gain control in a shared RF front-end path for different standards that use the same frequency band
CN102904600B (en) * 2011-07-29 2015-08-26 瑞昱半导体股份有限公司 The communicator of wireless network and Bluetooth transmission can be carried out simultaneously
US8699972B2 (en) * 2011-11-15 2014-04-15 Qualcomm Incorporated Transmit power calibration in a communication system
US8723568B1 (en) * 2013-12-20 2014-05-13 Qualcomm Incorporated Local oscillator signal generation using delay locked loops
CN105228072B (en) * 2014-06-09 2018-08-21 钰太芯微电子科技(上海)有限公司 Acoustic calibration's system and its working method
CN105517200B (en) * 2014-09-26 2020-02-21 联想(北京)有限公司 Method and device for processing transmitted signal
US9543900B1 (en) * 2015-06-19 2017-01-10 Qualcomm Incorporated Switchable supply and tunable load impedance power amplifier
CN105703731B (en) * 2015-12-31 2017-12-22 嘉兴禾润电子科技有限公司 Automatic gain control circuit for D class audio frequency power amplifier chips
SG10201610403YA (en) * 2016-12-12 2018-07-30 Huawei Int Pte Ltd System and method for transmitting a wi-fi or a bluetooth signal using a shared transmitter
CN106936429A (en) * 2017-03-07 2017-07-07 豪威科技(上海)有限公司 Local oscillator and local oscillated signal production method
CN108365826B (en) * 2017-12-26 2024-07-12 浙江禾川科技股份有限公司 Programmable gain amplifier
CN109445514B (en) * 2018-09-26 2022-03-15 电子科技大学 High-precision random frequency hopping DDS frequency synthesizer
CN112688714B (en) * 2020-12-21 2022-05-10 维沃移动通信有限公司 Radio frequency circuit, Bluetooth realization method and device and electronic equipment

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI103442B1 (en) * 1993-09-24 1999-06-30 Nokia Telecommunications Oy Digital radio link system and digital radio link device
JPH09321681A (en) * 1996-05-31 1997-12-12 Fujitsu Ltd Transmission power controller
JPH10173453A (en) * 1996-12-09 1998-06-26 Sony Corp High-frequency variable gain amplifying device and radio communication equipment
US6208875B1 (en) * 1998-04-08 2001-03-27 Conexant Systems, Inc. RF architecture for cellular dual-band telephones
US6084473A (en) * 1998-12-29 2000-07-04 Maxim Integrated Products, Inc. Multipoint controlled high dynamic range variable gain amplifier
JP2001284998A (en) * 2000-03-31 2001-10-12 Mitsubishi Electric Corp Wireless transmitter
US6960962B2 (en) * 2001-01-12 2005-11-01 Qualcomm Inc. Local oscillator leakage control in direct conversion processes
US6917815B2 (en) * 2001-03-14 2005-07-12 California Institute Of Technology Concurrent dual-band receiver architecture
KR20050055762A (en) * 2002-10-15 2005-06-13 시리픽 와이어레스 코퍼레이션 Dc trimming circuit for radio frequency (rf) down-conversion
GB2394133A (en) * 2002-10-17 2004-04-14 Toumaz Technology Ltd Radio receiver with reconfigurable filtering arrangement
JP2006510264A (en) * 2002-12-11 2006-03-23 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ Three-phase mixer system
US6882220B2 (en) * 2003-06-27 2005-04-19 Sige Semiconductor Inc. Integrated power amplifier circuit
JP4247673B2 (en) * 2003-10-31 2009-04-02 ソニー株式会社 Transmission / reception device, transmission device, and reception device
US7356317B2 (en) * 2004-07-14 2008-04-08 Silicon Storage Technology, Inc. Adaptive-biased mixer

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102790627A (en) * 2011-05-18 2012-11-21 联发科技股份有限公司 Phase-arrayed transceiver and transceiving circuit
US8970427B2 (en) 2011-05-18 2015-03-03 Mediatek Singapore Pte. Ltd. Phase-arrayed device and method for calibrating the phase-arrayed device
CN102790627B (en) * 2011-05-18 2016-01-20 联发科技股份有限公司 Phase array type transceiver and transmission circuit
US9473195B2 (en) 2011-05-18 2016-10-18 Mediatek Inc. Phase-arrayed transceiver

Also Published As

Publication number Publication date
CN101257322B (en) 2012-05-30
CN101257329A (en) 2008-09-03
CN101207399A (en) 2008-06-25
CN101257321A (en) 2008-09-03
CN101257329B (en) 2013-03-20
CN101207399B (en) 2014-06-04
CN101207420A (en) 2008-06-25
CN101257321B (en) 2011-12-14
CN101207389A (en) 2008-06-25
CN101257322A (en) 2008-09-03
CN101212441B (en) 2015-04-29

Similar Documents

Publication Publication Date Title
CN101212441B (en) Method and system for processing signal in communication system
KR101000994B1 (en) Method and system for shared high-power transmission path for a multi-protocol transceiver
US6882228B2 (en) Radio frequency integrated circuit having an antenna diversity structure
US7786807B1 (en) Cascode CMOS RF power amplifier with programmable feedback cascode bias under multiple supply voltages
US8023591B2 (en) Method and system for a shared GM-stage between in-phase and quadrature channels
US20070152904A1 (en) Impedance matched passive radio frequency transmit/receive switch
JP4894503B2 (en) Wireless communication device
US11855589B2 (en) Low-noise amplifier supporting beam-forming function and receiver including the same
TWI397255B (en) Method and system for configurable active/passive mixer with shared gm stage
US8019314B2 (en) Radio communication apparatus
JP2006521060A (en) Radio frequency (RF) amplifier resistant to load fluctuations
US7085549B2 (en) Dynamic power sharing zero intermediate frequency (ZIF) mixer and method of forming same
US8073417B2 (en) Method and system for a transformer-based high performance cross-coupled low noise amplifier
US9595919B2 (en) Front-end architecture for transmitter
CN102832959A (en) Radio-frequency front end in high and medium frequency superheterodyne+zero intermediate frequency structure
KR20190116939A (en) Broadband image-reject receiver for multi-band millimeter-wave 5g communication
CN115152151B (en) Multiband transmitter
US20070066256A1 (en) Apparatus and method for receiving multi band signals in a mobile communication system
US8126421B2 (en) Radio receiver
US11632098B2 (en) Polyphase filter with interphase coupling
US7511557B2 (en) Quadrature mixer circuit and RF communication semiconductor integrated circuit
KR20230171434A (en) Multimode phased array elements
CN103095219A (en) Down Converter With Offset Cancellation And Methods For Use Therewith
Weng et al. A $ Ka $-band monolithic bidirectional up-down converter for high-speed applications
JP4634448B2 (en) Radio receiver front end and method for frequency conversion of input signal

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 1121885

Country of ref document: HK

C14 Grant of patent or utility model
GR01 Patent grant
REG Reference to a national code

Ref country code: HK

Ref legal event code: WD

Ref document number: 1121885

Country of ref document: HK

TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20180503

Address after: Singapore Singapore

Patentee after: Avago Technologies Fiber IP Singapore Pte. Ltd.

Address before: Park Road, Irvine, California, USA, 16215, 92618-7013

Patentee before: Zyray Wireless Inc.

CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20150429

Termination date: 20171206