CN101202191A - Plasma display panel - Google Patents

Plasma display panel Download PDF

Info

Publication number
CN101202191A
CN101202191A CNA2007101697041A CN200710169704A CN101202191A CN 101202191 A CN101202191 A CN 101202191A CN A2007101697041 A CNA2007101697041 A CN A2007101697041A CN 200710169704 A CN200710169704 A CN 200710169704A CN 101202191 A CN101202191 A CN 101202191A
Authority
CN
China
Prior art keywords
electrode
voltage
mentioned
plasma display
electrodes
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007101697041A
Other languages
Chinese (zh)
Inventor
李基凡
赵佑赞
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
LG Electronics Nanjing Plasma Co Ltd
Original Assignee
LG Electronics Nanjing Plasma Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by LG Electronics Nanjing Plasma Co Ltd filed Critical LG Electronics Nanjing Plasma Co Ltd
Publication of CN101202191A publication Critical patent/CN101202191A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Gas-Filled Discharge Tubes (AREA)

Abstract

The invention discloses a plasma display panel, comprising a front substrate with a plurality of first electrodes and second electrodes arrayed in parallel to each other; a back substrate which is arrayed with third electrodes which are crossed with the first electrodes and the second electrodes; and an isolator layer for dividing the discharge cells between the front substrate and the back substrate. Besides, the first electrodes and the second electrodes are arranged inside the discharge cells. The plurality of first electrodes arranged inside the effective field provides scanning signals in different times during the positioning period, and provides the third electrodes with digital signals which are corresponding to the scanning signals. The digital signals comprise a voltage-rise period, a voltage-maintaining period and a voltage-reduction period. During the voltage-rise period of the digital signals, the voltage is supplied through an electric inductor, so that the driving surplus and the driving efficiency can be increased even providing the plurality of first electrodes with the scanning signals in different time.

Description

Plasma display
Technical field
The present invention relates to a kind of panel of video display apparatus, particularly a kind of plasma display.
Background technology
General plasma display forms luminescent coating in being divided into the discharge cell of interlayer (cell), simultaneously, form a plurality of electrodes (Electrode).By aforesaid electrode, (cell) provides drive signal to discharge cell.So, in the discharge cell (cell), owing to the drive signal that provides produces discharge.Wherein, in discharge cell (cell) inside, when discharging by drive signal, the discharge gas of filling in the discharge cell (cell) produces vacuum ultraviolet (Vacuum Ultraviolet rays), aforesaid vacuum ultraviolet makes the light-emitting phosphor that forms in the discharge cell (cell), produces visible light.Because aforesaid visible light is at the screen displayed image of plasma display.Its shortcoming is that plasma display drives inefficiency.
Summary of the invention
The objective of the invention is to, a kind of plasma display that efficient has been improved that drives is provided.
Technical scheme: invent for achieving the above object, the invention provides a kind of plasma display, comprise; The front substrate of a plurality of the 1st electrodes and the 2nd electrode is arranged side by side; The back substrate of the 3rd electrode of arrangement and the 1st electrode and the 2nd electrode crossing; And between front substrate and back substrate the interlayer of dividing discharge cell (cell); And the 1st electrode and the 2nd electrode are installed in the discharge cell (cell), a plurality of the 1st electrodes of installing in effective field (Active area), and during locating, the different respectively moment provide sweep signal.Provide digital signal to the 3rd electrode accordingly with sweep signal; Digital signal comprises: voltage is between the rising stage, during voltage is kept and between the voltage decrement phase; Between the rising stage, voltage provides by inductor (Inductor) portion at voltage.
The 1st electrode and the 2nd electrode comprise transparency electrode and bus electrode respectively, and wherein transparency electrode is strip type (stripe type).
Be installed in the discharge cell (cell), the spacing between the end of the end to the of the 1st electrode 2 electrodes, than dividing a discharge cell (cell), the spacing between the top end of adjacent interlayer is wide.
The width of the 1st electrode and the 2nd electrode is more than 2.5 times of the 1st electrode and the 2nd interelectrode spacing, below 6 times.
The width of the 1st electrode and the 2nd electrode is more than 2.8 times of the 1st electrode and the 2nd interelectrode spacing, below 4.1 times.
Bus electrode is positioned at the transparency electrode top, and the end of transparency electrode and the shortest spacing between bus electrode are more than 0.03 times of width of the 1st electrode and the 2nd electrode, below 0.2 times.
Bus electrode is positioned at the transparency electrode top, and the end of transparency electrode and the shortest spacing between bus electrode are more than 0.06 times of width of the 1st electrode and the 2nd electrode, below 0.1 times.
The 1st electrode and the 2nd electrode, with the 1st electrode, the 1st electrode, the 2nd electrode, the order of the 2nd electrode is arranged.
The length of voltage between the rising stage of digital signal is longer than the length between voltage decrement phase.
The length of voltage between the rising stage is more than 0.3 times of length during voltage is kept, below 0.9 times.
The length of voltage between the rising stage is more than 0.35 times of length during voltage is kept, below 0.75 times.
Length between the voltage decrement phase is more than 0.15 times of length during voltage is kept, below 0.45 times.
The inductance coefficent of inductor (Inductor) portion is more than the 0.69uH, below the 1.2uH.
Beneficial effect: the plasma display that the present invention relates to, in discharge cell, the 1st electrode and the 2nd electrode are installed in the discharge cell, the voltage of digital signal is between the rising stage, voltage is provided through inductor portion, even thereby provide sweep signal in the different moment to a plurality of the 1st electrodes, can also improve the driving surplus and drive efficient.
Description of drawings
Fig. 1 is in one embodiment of the present of invention, the structural representation of plasma display.
Fig. 2 is in one embodiment of the present of invention, on plasma display, and the schematic diagram that the picture frame of demonstration GTG describes.
Fig. 3 is in the subdomain that comprises in the picture frame, in one embodiment of the present of invention, and a schematic diagram that example describes of the work of plasma display.
Fig. 4 is a plurality of the 1st electrodes of subtend, in the respectively different moment, and the schematic diagram that provides the method for sweep signal to describe.
Fig. 5 a to Fig. 5 b is a plurality of the 1st electrodes of subtend, in the respectively different moment, and the schematic diagram that provides the reason of sweep signal to describe.
Fig. 6 is the schematic diagram that the 1st electrode and the 2nd electrode are described.
Fig. 7 forms the schematic diagram that the reason of strip type describes to transparency electrode.
Fig. 8 is to the 1st electrode, the 1st electrode, the 2nd electrode, the schematic diagram that the tactic reason of the 2nd electrode describes.
Fig. 9 a to Fig. 9 b is the structure to the 1st electrode and the 2nd electrode, the schematic diagram that is described in more details.
Figure 10 a to Figure 10 b is to the 1st electrode and the end of the 2nd interelectrode spacing and transparency electrode and the spacing between bus electrode, the schematic diagram that is described in more details.
Figure 11 is the schematic diagram that digital signal is described.
Figure 12 is to a schematic diagram that example describes of the formation in driving loop that digital signal is provided.
Figure 13 a to Figure 13 e is a schematic diagram that example describes to the work in the driving loop of Figure 12.
Embodiment
Below, lift preferred embodiment, and conjunction with figs. is elaborated to the plasma display among the present invention.
Fig. 1 is in one embodiment of the present of invention, the structural representation of plasma display.With reference to figure 1, the plasma display in one embodiment of the present of invention is by discharging the 1st electrode 202 arranged side by side, Y and the 2nd electrode 203, the front substrate 201 of Z; And top and the 1st electrode 202 and the 2nd electrode 203 arrange the 3rd electrode 213 with intersecting, the back substrate 211 of X in conjunction with and form.
The 1st electrode 202 and the 2nd electrode 203 comprise transparency electrode 202a respectively, 203a and bus electrode 202b, 203b.
Transparency electrode 202a, 203a can comprise tin indium oxide transparent materials such as (Indium Tin 0xide:ITO).
Bus electrode 202b, 203b can comprise as silver (Ag) etc., the metal material that conductivity is strong.
Corresponding aforesaid, the 1st electrode 202 and the 2nd electrode 203 are elaborated in the back.
Wherein, 202 at front substrate 201 and the 1st electrode reach 203 at front substrate 201 and the 2nd electrode, can arrange black layer 206,207.
More specifically say, will arrange No. 206 black floor between the transparency electrode 202a of the 1st electrode 202 and bus electrode 202b, will arrange No. 207 black floor between the transparency electrode 203a of the 2nd electrode 203 and bus electrode 203b.
Wherein, black layer 206, the 207 also dark color of color that has than the 1st electrode 202 and the 2nd electrode 203, for example: in fact have black.Aforesaid, black layer 206,207 can comprise ruthenium (Ru).
Aforesaid, black layer 106,107 is used to prevent that outside incident ray is by the 1st electrode 202 and 203 reflections of the 2nd electrode.
At the 1st electrode 202, Y and the 2nd electrode 203, the top of the front substrate 201 of Z can be arranged and be covered the 1st electrode 202, Y and the 2nd electrode 203, the dielectric layer of Z for example, can be arranged upper dielectric layer 204.
Aforesaid, upper dielectric layer 204 restrictions the 1st electrode 202, Y and the 2nd electrode 203, the discharging current of Z, and can be at the 1st electrode 202, Y and the 2nd electrode 203 insulate between Z.
Aforesaid, on the upper dielectric layer 204,, can also arrange protective layer 205 in order to be easy to discharge more.Aforesaid protective layer 205 can comprise the high material of secondary electron release coefficient, for example, and magnesium oxide (MgO) material.
On the one hand, arrange electrode on the back substrate 211, for example, the 3rd electrode 213, X arranges aforesaid the 3rd electrode 213, can also arrange on the back substrate 211 of X to cover the 3rd electrode 213, the dielectric layer of X, for example, lower dielectric layer 215.Aforesaid, lower dielectric layer 215 the 3rd electrode 213 that can insulate, X.
Discharge space can be arranged in the top of aforesaid lower dielectric layer 215, that is, and and the strip of dividing discharge cell (cell) (Stripe Type), well shape (Well Type), triangle (Delta Type), the interlayer 112 of cellular grade.Thus, 211 of a side of front substrate 201 and back substrates can possess redness (Red:R), green (Green:G), blue (Blue:B) discharge cell (cell) etc.
Except red (R), green (G), blue (B) discharge cell (cell) can also possess white (White:W) or yellow (Yellow:Y) discharge cell (cell) in addition.
On the one hand, plasma display in one embodiment of the present of invention, its redness (R), the width of green (G) and blue (B) discharge cell (cell) in fact can equate, red but (R), in green (G) and blue (B) discharge cell (cell), the width of at least one can be different with the width of other discharge cells (cell).For example, the width minimum of red (R) discharge cell (cell), the width of green (G) and blue (B) discharge cell (cell) can be bigger than the width of red (R) discharge cell (cell).Wherein, the width of green (G) discharge cell (cell) in fact can equate with the width of blue (B) discharge cell (cell) or not wait.
Under the aforesaid situation, arrange in the discharge cell (cell), the width of following luminescent coating 214 also will together change with the width of discharge cell (cell).For example, the width of blueness (B) luminescent coating of arranging in blue (B) discharge cell (cell) is wideer than the width of redness (R) luminescent coating of arranging in red (R) discharge cell (cell), simultaneously, the width of green (G) luminescent coating of arranging in green (G) discharge cell (cell) is wideer than the width of redness (R) luminescent coating of arranging in red (R) discharge cell (cell).
Thus, the characteristic of the colour temperature of the image of demonstration also will improve.
Simultaneously, the plasma display in one embodiment of the present of invention is not only illustrated interlayer 212 structures among Fig. 1, and the interlayer of other multiple shapes is also passable.For example, interlayer 212 comprises the 1st interlayer 212b and the 2nd interlayer 212a, wherein, the type spacer structure such as difference that the height of the 1st interlayer 212b is different with the height of the 2nd interlayer 212a, among the 1st interlayer 212b or the 2nd interlayer 212a, formation can be used as the pipeline type spacer structure of the passage (Channel) of discharge duct at least one, among the 1st interlayer 212b or the 2nd interlayer 212a, forms the grooved spacer structure of groove (Hollow) etc. at least more than one.Wherein, type spacer structure such as difference, among its 1st interlayer 212b or the 2nd interlayer 212a, the height of the 1st interlayer 212b may be lower than the height of the 2nd interlayer 212a.Simultaneously, if during the pipeline type spacer structure, can arrangement channel (Channel) among the 1st interlayer 212b.
Simultaneously, in the plasma display in one embodiment of the present of invention, to red (R), the situation that green (G) and blue (B) discharge cell (cell) are arranged has respectively point-blank been carried out diagram and explanation, and right, arranging with other shapes can also.For example, red (R), green (G) and blue (B) discharge cell (cell) are arranged with the triangle (Delta) of triangular shaped arrangement can also.In addition, the shape of discharge cell (cell) also is not limited to quadrangle, pentagon, and multiple polygon such as hexagon can also.
Above-mentioned Fig. 1 only illustrates the situation that forms interlayer 212 on the substrate 211 overleaf, but interlayer 212 can be arranged in front substrate 201 or the back substrate 211, some at least on.Wherein, can fill certain discharge gas in the discharge cell (cell) by interlayer 212 divisions.
Simultaneously, in the time of orientation discharge can being arranged in the discharge cell (cell) by interlayer 212 divisions, discharge the luminescent coating 214 of visible light.For example, can arrange redness (Red:R), green (Green:G), blue (Blue:B) luminescent coating.Except red (R), green (G) beyond blue (B) fluorophor, can also arrange white (White:W) or yellow (Yellow:Y) luminescent coating.In addition, red (R), in green (G) and blue (B) discharge cell (cell), the thickness of the luminescent coating 114 in some at least discharge cells (cell) can be different with other discharge cells (cell).For example, the luminescent coating of green (G) discharge cell (cell), luminescent coating in promptly green (G) luminescent coating or blueness (B) discharge cell (cell), promptly, the thickness of blue (B) luminescent coating can be than the luminescent coating in red (R) discharge cell (cell), that is, the thickness of red (R) luminescent coating is thick.Wherein, the thickness of green (G) luminescent coating in fact can be identical or different with the thickness of blue (B) luminescent coating.
On the one hand, only illustrate an example of the plasma display in one embodiment of the present of invention above, and be illustrated, yet the present invention is not the plasma display that is subject to said structure.For example, in the above-mentioned explanation, only illustrate No. 204 upper dielectric layer and No. 215 lower dielectric layer, be respectively the situation of a layer (Layer), but in aforesaid upper dielectric layer or the lower dielectric layer, can form by a plurality of layers more than one.In addition, the 3rd electrode of arranging on the back substrate 211 213, its width or thickness in fact can be constant, but inner width or the thickness of discharge cell (cell), can be different with the width or the thickness of discharge cell (cell) outside.For example, inner width of discharge cell (cell) or thickness can with outside wideer or thicker of discharge cell (cell).
Below, Fig. 2 is in one embodiment of the present of invention, on plasma display, and the schematic diagram that the picture frame (Frame) of demonstration GTG describes.With reference to figure 2, in the plasm display device in one embodiment of the present of invention, the picture frame (Frame) for the GTG (Gray Level) of display image can be divided into the different a plurality of subdomains (subfield) of number of light emission times.
Simultaneously, though it is not shown, in a plurality of subdomains (subfield), more than one subdomain (subfield) can also be divided into: the reseting period of initialization discharge cell (cell) (Reset Period), and select during the location of discharge cell (cell) of pre-arcing (Address Period) and show (SustainPeriod) during the keeping of GTG according to discharge time.
For example, if want with 256 GTG display images, for example, a picture frame (Frame) can be divided into 8 subdomains (subfield) SF1 to SF8 as shown in Figure 2,8 subdomains (subfield) SF1 to SF8 can be divided into reseting period respectively, during the location and during keeping.
On the one hand, can adjust the quantity of keeping signal that provides during keeping, thereby set the GTG weight (weight) of corresponding subdomain (subfield).That is, utilize keep during, can add certain GTG weight (weight) to each subdomain (subfield) is negative.For example, can use GTG weight (weight) to be set at 2 with the 1st subdomain (subfield) 0, the GTG weight (weight) of the 2nd subdomain (subfield) is set at 2 1Method, for the GTG weight (weight) that makes each subdomain (subfield) with 2 n, n=0 only, 1,2,3,4,5,6,7 ratio increases, and determines the GTG weight (weight) of each subdomain (subfield).As mentioned above, in each subdomain (subfield), adjust according to GTG weight (weight) and to offer each subdomain (subfield) during keeping, keep the quantity of signal, can show the GTG of multiple image.
Plasma display in one embodiment of the present of invention for display image, for example, in order to show 1 second image, uses a plurality of picture frames (Frame).For example, in order to show 1 second image, use 60 picture frames (Frame).Under the aforesaid situation, the length (T) of a picture frame (Frame) will be 1/60 second, i.e. 16.67ms.
In Fig. 2, only the situation that a picture frame (Frame) is made up of 8 subdomains (subfield) has been carried out diagram and explanation.But, form the quantity of the subdomain (subfield) of a picture frame (Frame) and can carry out numerous variations.For example, to the 12nd subdomain (subfield), form a picture frame (Frame), can also form a picture frame (Frame) with 10 subdomains (subfield) with 12 subdomains (subfield) from the 1st subdomain (subfield).
Among above-mentioned Fig. 2, subdomain (subfield) is pressed the sequence arrangement of the size increase of GTG weight (weight) in a picture frame (Frame).But subdomain (subfield) also can be pressed the sequence arrangement that GTG weight (weight) reduces in a picture frame (Frame), or subdomain (subfield) is irrespectively arranged with GTG weight (weight).
Fig. 3 is in the subdomain (subfield) that comprises in the picture frame (Frame), in one embodiment of the present of invention, and a schematic diagram that example describes of the work of plasma display.With reference to figure 3, carry out during the rising edge (Set-Up) of initialized reseting period, after the 1st electrode provides and rises to the 2nd voltage V2 rapidly from the 1st voltage V1, rise to acclivity (Ramp-Up) signal of the 3rd voltage V3 gradually from the 2nd voltage V2.The 1st electrode V1 can be other voltage of earthed voltage (GND) level.
During the aforesaid rising edge, because the acclivity signal will produce faint dark discharge (Dark Discharge) in the discharge cell (cell), that is, and the rising edge discharge.Because above-mentioned rising edge discharge will be gathered a certain amount of wall electric charge (Wall Charge) in the discharge cell (cell).During the later trailing edge (Set-Down), after the acclivity signal, will provide decline slope (Ramp-Down) signal that has opposite polarity with aforesaid acclivity signal during the rising edge to the 1st electrode.Wherein, the decline ramp signal promptly, drops to the 5th electrode V5 from the 4th electrode V4 lower than the 3rd electrode V3 gradually from summit (Peak) voltage of acclivity signal.Along with aforesaid decline ramp signal is provided, discharge cell (cell) will be produced faint removing discharge (Erase Discharge), that is, and and the trailing edge discharge.Because above-mentioned trailing edge discharge, discharge cell (cell) is interior with the residual wall electric charge that can produce stable orientation discharge.During the later location of reseting period, will provide the minimum voltage of in fact keeping the decline ramp signal to the 1st electrode, that is, and than the high voltage of the 5th electrode V5, for example, the scan bias voltage of the 6th electrode V6 letter.Simultaneously, can provide from the sweep signal of the voltage of scan bias voltage signal decline scanning voltage (Δ Vy) size to the 1st electrode.
On the one hand, be unit with subdomain (subfield), the variable-width of sweep signal (Scan).That is, at least one subdomain (subfield), the width of sweep signal can be different with the width of the sweep signal of other subdomains (subfield).For example, being arranged in the width of sweep signal of the subdomain (subfield) of back on the time can be narrower than the width of the sweep signal of the subdomain that is arranged in the front (subfield).According to putting in order of subdomain (subfield), the reduction of sweep signal width can be as 2.6 μ s (microsecond), 2.3 μ s, and 2.1 μ s, 1.9 μ s etc. reduce gradually, or as 2.6 μ s, 2.3 μ s, 2.3 μ s, 2.1 μ s.....1.9 μ s, 1.9 μ s etc.
Simultaneously, to a plurality of the 1st electrodes on the effective field (Active area) that is arranged in panel, the different moment during locating provides sweep signal.To this, in Fig. 4, be described in more details.As mentioned above, when the 1st electrode provides sweep signal, with sweep signal accordingly, the digital signal of rising digital voltage size (Δ Vd) can be provided to the 3rd electrode.
Wherein, digital signal comprises: voltage during voltage is kept, reached between the voltage decrement phase between the rising stage.Corresponding aforesaid digital signal is described in more details below.
Along with aforesaid sweep signal and digital signal are provided, by the voltage difference that produces between sweep signal and digital signal, the wall voltage addition of the wall charge generation that produces with reseting period will produce orientation discharge thereby provide in the discharge cell (cell) of digital signal.
Wherein, during the location, cause the instability of orientation discharge in order to prevent the interference that the 2nd electrode produces, can provide to the 2nd electrode and keep bias voltage signal.
Wherein, keep bias voltage signal and can keep in fact that to keep voltage of signals little than providing during keeping, than ground connection (GND) voltage big keep bias voltage (Vz).
After this, during the keeping of display image, can in the 1st electrode or the 2nd electrode, provide at least one electrode and keep signal.For example, can alternately provide to the 1st electrode and the 2nd electrode and keep signal.
The aforesaid signal of keeping is provided, in the discharge cell of then selecting (cell) by orientation discharge, since the wall voltage in the discharge cell (cell) with keep signal keep voltage (Vs) addition, and provide when keeping signal, between the 1st electrode and the 2nd electrode discharge is kept in generation, i.e. indication discharge.
By aforesaid method, can display image in the picture of plasma display.
Fig. 4 is a plurality of the 1st electrodes of subtend, in the respectively different moment, and the schematic diagram that provides the method for sweep signal to describe.As shown in Figure 4, the quantity of supposing to be arranged in the 1st electrode on the plasma display is n altogether.That is, suppose that the 1st electrode comprises Y1 the 1st electrode to Yn the 1st electrode.Aforesaid n the 1st electrode provides sweep signal in the different respectively moment.For example, from Y1 the 1st electrode to Yn the 1st electrode, according to putting in order of the 1st electrode, with to Y1 the 1st electrode, provide sweep signal constantly at t0, to Y2 the 1st electrode, provide the method for sweep signal constantly at the t1 different,, provide sweep signal constantly in difference respectively to n all the 1st electrodes with t0.
Aforesaid, to a plurality of the 1st electrodes, respectively the different moment provide sweep signal method we be called single sweep (Single Scan) mode.
On the one hand, only to the order of a plurality of the 1st electrode arrangement is installed, provide the method for sweep signal to be illustrated successively above, but can also provide sweep signal with different therewith orders.For example, can be after odd number the 1st electrode provides sweep signal, provide sweep signal to even number the 1st electrode, perhaps can provide to individual the 1st electrode of 3n (n is the positive number more than 0), anyly provide sweep signal, perhaps provide sweep signal to 3n+2 the 1st electrode to 3n+1 the 1st electrode.
As mentioned above, a plurality of the 1st electrodes of subtend provide the reason of sweep signal respectively constantly in difference, and 5a to Fig. 5 b describes as follows in conjunction with the accompanying drawings.Fig. 5 a to Fig. 5 b is a plurality of the 1st electrodes of subtend, in the respectively different moment, and the schematic diagram that provides the reason of sweep signal to describe.
At first, with reference to figure 5a, plasma display 600 comprises: the 1st field 610 and the 2nd field 620, simultaneously, the 3rd electrode comprises: 3-1 electrode (Xa) and 3-2 electrode (Xb).That is, the 3rd electrode is divided into 3-1 electrode (Xa) and 3-2 electrode (Xb).Simultaneously, arrange the 1st electrode in the 1st field 610, arrange the 1st electrode in the 2nd field 620 from Y (2/n)+1 the 1st electrode to Yn from Y1 the 1st electrode to Y2/n.
In these cases, when Y2/n the 1st electrode provides sweep signal, can provide sweep signal to Y (2/n)+1 the 1st electrode to Yn the 1st electrode simultaneously to Y1 the 1st electrode.For example,, in fact provide sweep signal, simultaneously,, in fact provide sweep signal at synchronization to Y2/n the 1st electrode and Yn the 1st electrode at synchronization to Y1 the 1st electrode and Y (2/n)+1 the 1st electrode.
Aforesaid, the 1st electrode Y1~Y (2/n) to the 1st field 610, sweep signal is provided in a certain order, meanwhile, the 1st electrode Y (2/n)+1~Yn to the 2nd field 620, the mode of sweep signal is provided in a certain order, and we are called two scanning (Dual Scan) modes.
Aforesaid, two scanning (Dual Scan) modes among Fig. 5 a, following Fig. 5 b, should possess the drive division that digital signal is provided to the 3rd electrode Xa1~Xam in the 1st field 610, for example, provide the drive division of digital signal to the 3rd electrode Xb1~Xbm in the 1st digital drive portion 630 and the 2nd field 620, for example, the 2nd digital drive portion 640; Should possess simultaneously, provide sweep signal to the 1st electrode Y1-Yn/2 in the 1st field 610
Figure S2007101697041D00081
, for example, provide the drive division of sweep signal to the 1st electrode Y (the n/2+1)~Yn in the 1st scanning driving part 650 and the 2nd field 620, for example, the 2nd scanning driving part 660.Therefore, the big young pathbreaker of plasm display device unnecessarily strengthens, and manufacturing cost also will be increased sharply.
On the contrary, as shown in Figure 4,, provide sweep signal, promptly use single scan mode, then can only possess a drive division in the different moment to the 1st electrode.For example, a digital drive portion and a scanning driving part.Therefore, can reduce the size of plasm display device, can make plasm display device smaller and more exquisite (Slim), simultaneously, can reduce manufacturing cost significantly.
Fig. 6 is the schematic diagram that the 1st electrode and the 2nd electrode are described.Be arranged in the discharge cell (cell) with reference to figure 6, the 1 electrodes 202 and the 2nd electrode 203.In other words, the 1st electrode 202 and the 2nd electrode 203 in the discharge cell of being divided by interlayer (cell) with interlayer at a distance of certain distance and side by side.Simultaneously, the 1st electrode 202 and the 2nd electrode 203 comprise transparency electrode 202a respectively, 203a and bus electrode 202b, and 203b, wherein, transparency electrode 202a, 203a are strip type (stripe type).The 1st electrode 202 the 2nd electrode 203 is with the sequence arrangement of the 1st electrode 202, the 1 electrodes 202, the 2 electrodes 203, the 2 electrodes 203.Wherein, to the transparency electrode 202a of the 1st electrode 202 and the 2nd electrode 203, the reason that 203a forms with strip type (stripe type), in conjunction with the accompanying drawings 7 describe as follows.
Below, Fig. 7 forms the schematic diagram that the reason of strip type (stripe type) describes to transparency electrode.Transparency electrode 800n with reference to figure 7, the 1 electrodes).For example, the transparency electrode 810 of the transparency electrode 800 of the 1st electrode and the 2nd electrode is " T " font.
In these cases, the transparency electrode 800 of the 1st electrode and the transparency electrode 810 of the 2nd electrode be in order to be " T " font, should carry out etching and remove the field 820 of the part that is " T " font.So, will reduce the gross area of transparency electrode 800 with the transparency electrode 810 of the 2nd electrode of the 1st electrode, thereby improve the resistance of integral body.
On the one hand, situation as described in Figure 4, the different respectively moment when a plurality of the 1st electrodes provide sweep signal, provide sweep signal by a drive division to all the 1st electrodes, therefore, the load that drive division bears is relatively large.Therefore, as the situation of Fig. 7, when the transparency electrode 800 of the 1st electrode and the transparency electrode 810 of the 2nd electrode were the pattern of " T " font, because the increase of resistance, the load that drive division bears also increased, and drove efficient thereby will reduce.
Simultaneously, situation as described in Figure 4, the different respectively moment when a plurality of the 1st electrodes of panel provide sweep signal, provide sweep signal by a drive division to all the 1st electrodes, therefore, provide length during the location of sweep signal also with long.Wherein, as the situation among Fig. 7, when the transparency electrode 800 of the 1st electrode and the transparency electrode 810 of the 2nd electrode are the pattern of " T " font, because the increase of the resistance of the 1st electrode 800, the sweep signal that provides to the 1st electrode 800 during the location will worsen with shake (Jitter) characteristic of the orientation discharge that digital signal produced that provides to the 3rd electrode (not shown).That is, provide moment of sweep signal and produce between moment of orientation discharge transparency electrode 810 with the 2nd electrode and form certain pattern (time difference of Patter is with long.So, driving time causes driving the minimizing of surplus (margin) with wretched insufficiency, the reduction that GTG shows.
On the contrary, as the situation of Fig. 6, when the transparency electrode 203a of the transparency electrode 202a of the 1st electrode 202 and the 2nd electrode 203 is strip type (stripe type), compare with the situation of Fig. 7, its resistance is less relatively.Therefore, situation as shown in Figure 4 is to a plurality of the 1st electrodes of panel, provide in the method for sweep signal in the different respectively moment, even a drive division provides sweep signal to all the 1st electrodes, also will reduce the suffered load of drive division, thereby prevent to drive the reduction of efficient.Simultaneously, can prevent deterioration by the sweep signal that offers the 1st electrode 202 jittering characteristic of the orientation discharge that produces with offering the digital signal of the 3rd electrode (not shown), thereby prevent the excessive deficiency of driving time, prevent to drive the reduction of surplus (margin), simultaneously, prevent the reduction that GTG shows.On the one hand, to the 1st electrode 202 and the 2nd electrode 203 tactic reason with the 1st electrode 202, the 1 electrodes 202, the 2 electrodes 203, the 2 electrodes 203, in conjunction with the accompanying drawings 8 describe as follows.
Fig. 8 is to the 1st electrode, the 1st electrode, the 2nd electrode, the schematic diagram that the tactic reason of the 2nd electrode describes.With reference to figure 8, shown with Y in (a), Z, Y, the tactic structure of Z, that is, with the 1st electrode, the 2nd electrode, the 1st electrode, the tactic structure of the 2nd electrode.
As mentioned above, when the 1st electrode and the 2nd electrode were alternately arranged, static capacity (C) value required during driving was relatively large.For example, supposing provides ground connection (GND) voltage to the 2nd electrode, that is, the voltage of 0V provides the voltage of 200V to the 1st electrode.Under the aforesaid situation, between the 1st adjacent electrode and the 2nd electrode, will produce 3 times change in voltage, thereby the total static capacity (C) that changes along with the variation of voltage also has relatively large value.
On the one hand, situation as described in Figure 4, the different respectively moment when a plurality of the 1st electrodes of panel provide sweep signal, provide sweep signal by a drive division to all the 1st electrodes, therewith accordingly, provide digital signal to the 3rd electrode.Therefore, drive division provides digital signal, and the quantity of the discharge cell of arranging on one the 3rd electrode (cell) is compared with the situation of Fig. 5 a to Fig. 5 b, and is more relatively.Therefore, provide digital signal along with drive division and the load that bears is also relatively large.
Therefore, situation as described in Figure 4, the different respectively moment when a plurality of the 1st electrodes of panel provide sweep signal, shown in Fig. 8 (a), possess with the 1st electrode, the 2nd electrode, the 1st electrode, the tactic structure of the 2nd electrode is then owing to the static capacity (C) that the 1st adjacent electrode and the 2nd electrode produce increases, thereby the generation of reset current (Displacement Current) also increases when driving, and the impaired possibility of drive division also increases.On the contrary, illustrate with the 1st electrode the 1st electrode, the 2nd electrode, the tactic structure of the 2nd electrode in (b).
Under above-mentioned situation,, provide ground connection (GND) voltage to the 2nd electrode as the situation of (a), promptly, the voltage of 0V is provided, and the voltage as if 200V is provided to the 1st electrode will not have change in voltage between the 2nd then adjacent electrode, therefore, the 1st electrode and the 2nd interelectrode change in voltage take place 2 times altogether, thereby, the total static capacity (C) that changes along with change in voltage, compare with (a) situation, have less relatively value.
Therefore, even situation as described in Figure 4 is to a plurality of the 1st electrodes of panel, provide sweep signal in the different respectively moment, if by as (b), with the 1st electrode, the 1st electrode, the 2nd electrode, the tactic structure of the 2nd electrode is then because adjacent the 1st electrode and the 2nd interelectrode change in voltage, to reduce static capacity (C), thereby when driving, the generation of reset current (Displacement Current) also will reduce, and can prevent the damage of drive division.
Below, Fig. 9 a to Fig. 9 b is the structure to the 1st electrode and the 2nd electrode, the schematic diagram that is described in more details.With reference to figure 9a to Fig. 9 b, the 1st electrode 202 and the 2nd electrode 203 are positioned at the discharge cell of being divided by interlayer 212 (cell).And, in the discharge cell of dividing by interlayer 212 (cel1), the 1st electrode 202 and the 2nd electrode 203 should with interlayer 212 certain distance g2 apart, g3 and arranging.Therefore, be positioned at the end of the 1st electrode 202 of the discharge cell of dividing by interlayer 212 (cell), to the spacing g5 between the end of the 2nd electrode 203, bigger than the spacing g4 between the upper end of dividing the adjacent interlayer 212 of a discharge cell (cell).
As mentioned above, if the 1st electrode 202 and the 2nd electrode 203 and interlayer 212 g2 separated by a distance, g3 and arranging, then the 1st electrode 202 reduces relative with the spacing g1 of 203 at the 2nd electrode.
On the one hand, as shown in Figure 4, to a plurality of the 1st electrodes of panel, provide in the different respectively moment under the situation of sweep signal, as top detailed description, by a drive division, provide sweep signal to all the 1st electrodes, thereby cause the increase of the load that drive division bears, reduce driving efficient.Wherein, as mentioned above, the 1st electrode 202 and the 2nd electrode 203 and interlayer 212 are at a distance of certain distance g2, g3, therefore, relative the narrowing down of spacing g1 of the 1st electrode 202 and 203 at the 2nd electrode, therefore, the discharge initiation voltage that the 1st electrode 202 and the 2nd electrode are 203 also reduces, thereby can prevent the reduction of discharging efficiency.
Bus electrode 202b, 203b are positioned at transparency electrode 202a, the 203a top, and simultaneously, the bus electrode 203b that the bus electrode 202b of the 1st electrode 202 has the 3rd width W 3, the 2 electrodes 203 has the 4th width W 4.Wherein, the 3rd width W 3 and the 4th width, W4 in fact can be identical or different.Wherein, for the width W 1 of the 1st electrode 202 and the 2nd electrode 203, spacing g1 and transparency electrode 202a that W2 and the 1st electrode 202 and the 2nd electrode are 203, the end of 203a and bus electrode 202b, the spacing L1 between 203b, L2.10a to Figure 10 b describes as follows in conjunction with the accompanying drawings.
Figure 10 a to Figure 10 b is to the 1st electrode and the end of the 2nd interelectrode spacing and transparency electrode and the spacing between bus electrode, the schematic diagram that is described in more details.At first, Figure 10 a is to the data of the relation of the width W 2 that illustrates expression width W 1 of the 1st electrode and the 2nd electrode and the 1st electrode and the 2nd interelectrode spacing g1.Say that more specifically Figure 10 a illustrates the width W 1 of the 1st electrode and the 2nd electrode, the ratio of W2 and the 1st electrode and the 2nd interelectrode spacing g1 is 2.0 to 6.5 o'clock, be W1, W2 is more than 2.0 times of g1, in the time of below 6.5 times, when the resistance of the 1st electrode and the 2nd electrode and driving, the brightness value of image.
Among above-mentioned Figure 10 a, X refers to the low and condition of poor of resistance height or image brightness, and zero refers to good situation, and ◎ refers to very good situation.
With reference to figure 10a, the width W 1 of the 1st electrode and the width W of the 2nd electrode 2 are more than 2.0 times below 2.3 times time of the 1st electrode and the 2nd interelectrode spacing g1, the width W 1 of the 1st electrode and the 2nd electrode, W2 is too narrow, therefore, the resistance value of the 1st electrode and the 2nd electrode will excessively increase, and therefore, the resistance of the 1st electrode and the 2nd electrode is bad.
Under the aforesaid situation, the 1st electrode and the 2nd interelectrode spacing g1 are with wide, and therefore, the 1st electrode and the 2nd interelectrode discharge initiation voltage cause driving the decline of efficient also with too high.On the contrary, the width of the 1st electrode, when the width W 2 of W1 and the 2nd electrode is the 1st electrode and the 2nd interelectrode spacing g1 2.5 times, the width of the 1st electrode and the 2nd electrode, W1, W2 compares with the 2nd interelectrode spacing g1 with the 1st electrode, and is comparatively moderate.Therefore, the capacitance of the 1st electrode and the 2nd electrode is good.Simultaneously, the width W 1 of the 1st electrode and the width W of the 2nd electrode 2 be the 1st electrode and the 2nd interelectrode spacing g1 more than 2.8 times the time, the width W 1 of the 1st electrode and the 2nd electrode, W2 compares with the 2nd interelectrode spacing g1 with the 1st electrode, and is wide fully.Therefore, the 1st electrode is also relative less with the capacitance of the 2nd electrode, and is therefore very good.
For brightness, the width W 1 of the 1st electrode and the width W of the 2nd electrode 2 are more than 2.0 times of the 1st electrode and the 2nd interelectrode spacing g1,4.1 when following, the width W 1 of the 1st electrode and the 2nd electrode, W2, big fully with the 1st electrode and the 2nd interelectrode spacing g1, therefore, can utilize positive column (Positive Column) field during driving fully.Therefore, can know that the brightness of image is very good.Simultaneously, the width W 1 of the 1st electrode and the width W of the 2nd electrode 2 are more than 4.4 times of the 1st electrode and the 2nd interelectrode spacing g1,6.0 when doubly following, the width W 1 of the 1st electrode and the 2nd electrode, W2, compare with the 2nd interelectrode spacing g1 with the 1st electrode, comparatively moderate, can be suitable when driving utilize positive column (Positive Column) field.Therefore, the brightness of image is good.On the contrary, the width W 1 of the 1st electrode and the width W of the 2nd electrode 2 be the 1st electrode and the 2nd interelectrode spacing g1 more than 6.2 times the time, the width W 1 of the 1st electrode and the 2nd electrode, W2, compare with the 2nd interelectrode spacing g1 with the 1st electrode, too narrow, therefore, during driving, be difficult to utilize positive column (Positive Column) field.Therefore, the brightness of image is bad.
Consider such situation, the width W 1 of the 1st electrode and the 2nd electrode, W2 should be more than 2.5 times of the 1st electrode and the 2nd interelectrode spacing g1, below 6 times, preferably more than 2.8 times, below 4.1 times.
The width W 1 that shows the 1st electrode and width W 2 and the end of transparency electrode and the shortest spacing L1 between bus electrode of the 2nd electrode have been shown among Figure 10 b, the data of the relation of L2.More specifically say, the end of surface transparent electrode and the shortest spacing L1 between bus electrode have been shown among Figure 10 a, the width W 1 of L2 and the 1st electrode and the 2nd electrode, the ratio of W2 is 0.01 to 0.24 o'clock, be L1, L2 is W1, more than 0.01 times of W2,0.24 when doubly following, the data of the brightness of the image that shows when driving efficient and driving.Among Figure 10 b, X refers to drive the low and condition of poor of efficient brightness low or image, and zero refers to good situation, and ◎ refers to very good situation.
With reference to figure 10b, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 are the width W 1 of the 1st electrode and more than 0.01 times of width W 2 of the 2nd electrode, and in the time of below 0.02 times, the spacing between the bus electrode of the 1st electrode and the 2nd electrode is excessive.Thereby the 1st electrode and the 2nd interelectrode discharge initiation voltage increase, and cause driving the bad of efficient.On the contrary, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 are the width W 1 of the 1st electrode and more than 0.03 times of width W 2 of the 2nd electrode, and in the time of below 0.04 times, the spacing between the bus electrode of the 1st electrode and the 2nd electrode is moderate, and it is good to drive efficient.Simultaneously, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2, the width W 1 of the 1st electrode and the width W 2 of the 2nd electrode more than 0.06 times the time, the spacing between the bus electrode of the 1st electrode and the 2nd electrode is fully little.Therefore, driving efficient is very good.
For brightness, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 be the width W 1 of the 1st electrode and the 2nd electrode width W 2 more than 0.22 times the time, on the 1st electrode and the 2nd electrode, bus electrode departs from discharge cell (cell) middle body and arranges.Therefore, during driving, point to higher relatively discharge cell (cell) middle body of generation rate of light, thereby brightness reduces.Therefore, the brightness of image is bad.On the contrary, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 are the width W 1 of the 1st electrode and more than 0.12 times of width W 2 of the 2nd electrode, 0.2 when doubly following, on the 1st electrode and the 2nd electrode, the arrangement position of bus electrode is moderate, and the brightness of image is good.Simultaneously, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 are the width W 1 of the 1st electrode and more than 0.01 times of width W 2 of the 2nd electrode, in the time of below 0.1 times, on the 1st electrode and the 2nd electrode, bus electrode is arranged in the rear of discharge cell (cell).Therefore, the brightness of image is very good.
Consider such situation, the end of transparency electrode and the shortest spacing L1 between bus electrode, L2 should be the width W 1 of the 1st electrode and more than 0.03 times of width W 2 of the 2nd electrode, below 0.2 times, preferably more than 0.06 times, below 0.1 times.
Below, Figure 11 is the schematic diagram that digital signal is described.With reference to Figure 11, during the location, the digital signal to the 3rd electrode provides comprises: voltage is between the rising stage, during voltage is kept and between the voltage decrement phase.Between the rising stage, the voltage of digital signal will provide by inductor (Inductor) at voltage.Therefore, between the rising stage, the voltage of digital signal will rise gradually at voltage.For example, between the rising stage, the resonance owing to inductor (Inductor) can rise to the 10th voltage V10 gradually at voltage.The length of aforesaid voltage between the rising stage should be longer than the length between voltage decrement phase.During voltage is kept, in fact the voltage of digital signal will keep the 20th voltage V20 bigger than the 10th voltage V10.Between the voltage decrement phase, the voltage of digital signal will drop to below the 20th voltage V20 gradually.For above-mentioned explanation, the structure of drive division of digital signal and an example of work thereof are provided, in conjunction with the accompanying drawings 12 and Figure 13 a to Figure 13 e describe as follows.
Figure 12 is a schematic diagram that example describes to the formation in the driving loop that digital signal is provided.
Figure 13 a to Figure 13 e is a schematic diagram that example describes to the work in the driving loop of Figure 12.
At first,, provide the driving loop of digital signal, comprise to the 3rd electrode with reference to Figure 12: digital drive integrated circuit portion (Data Drive Integrated Circuit, 1200, digital voltage provides portion 1210 and energy recuperation portion 1220.
Digital voltage provides portion 1210 to comprise the 3rd switch portion S3, by switch (Switching) action of aforesaid the 3rd switch portion S3, the 20th voltage V20 that not shown digital voltage source is exported offers digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200.
The 3rd electrode X of (the Data Drive Integrated Circuit) 1200 of digital drive integrated circuit portion and plasma display will offer the voltage of self to being connected, and switch (Switching) action by prior setting offers the 3rd electrode X.For example, provide the output of portion 1210 with digital voltage, with the output of energy recuperation portion 1220, ground connection (GND) voltage optionally offers the 3rd electrode X.
Simultaneously, aforesaid digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 comprises the 1st switch portion S1 and the 2nd switch portion S2.Wherein, the end of the 1st switch portion S1 provides portion 1210 and energy recuperation portion 1220 to be connected jointly with digital voltage, and the end of the other end and the 2nd switch portion S2 is to being connected.The other end ground connection (GND) of the 2nd switch portion S2.Simultaneously, between the end of the other end of the 1st switch portion S1 and the 2nd switch portion S2, that is, the 2nd node n2 and the 3rd electrode X are to being connected.
Aforesaid, digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 can provide portion 1210 and energy recuperation portion 1220 independent mutually with digital voltage, is made up of a module (Module).For example, with flexible base plate, for example, with the morphosis of the paster (Chip) on the TCP (Tape Carrier Package).
Energy recuperation portion 1220 comprises: capacitance part (C), inductor (Inductor) portion (L) and the 4th switch portion S4.Wherein, capacitance part (C) is in series arranged with inductor (Inductor) portion (L) and the 4th switch portion S4.Utilize capacitance part (C) can store the energy of the 3rd electrode X that offers plasma display, simultaneously, can store the invalid energy that reclaims from the 3rd electrode X of plasma display.The 4th switch portion S4 forms provides the energy of energy that the path is provided from capacitance part (C) to the 3rd electrode X of plasma display.Simultaneously, also form from the 3rd electrode X of plasma display energy recuperation to energy recuperation with capacitance part (C) recovery path extremely.Inductor (Inductor) portion (L) makes and is stored in capacitance part (C) energy extremely, by LC resonance, offers the 3rd electrode X of plasma display, simultaneously, makes the invalid energy of plasma display, is recovered in the capacitance part (C) by LC resonance.Wherein, if the inductance value of inductor (Inductor) portion (L) is if excessive, then voltage between the rising stage or the length between the voltage decrement phase with long, the deficiency that causes driving time, on the contrary, if the inductance value of inductor (Inductor) portion (L) is too small, then will reduce energy recovery efficiency.Consider this, the inductance value of inductor (Inductor) portion (L) should be more than the 0.69uH, below the 1.2uH.Wherein, the end of the 4th switch portion S4 is connected other end ground connection with the other end of capacitance part (C).One end of capacitance part (C) is connected with the other end of inductor (Inductor) portion (L), one end of inductor (Inductor) portion (L) provides the end of the 1st switch portion S1 of portion 1210 and digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 to be connected jointly with digital voltage on the 1st node n1.
Drive division can also comprise current blocking portion 1230.Current blocking portion 1230 comprises the capacitance part (C) of blocking-up energy recuperation portion 1220 and the diode portions (D) of the electric current between not shown digital voltage source.Aforesaid current blocking portion 1230 can block the output of digital voltage source, promptly can block the 20th voltage V20 and flow into capacitance part (C).
To aforesaid, the course of work in driving loop as shown in figure 12,13a to Figure 13 e describes as follows in conjunction with the accompanying drawings.At first, with reference to figure 13a, as above Figure 11 has shown will have between the rising stage, and during keeping, the digital signal between the rising stage offers the 3rd electrode X, the switching sequence (Timing) in the driving loop of Figure 12.Voltage is between the rising stage, and promptly during the d1, the 4th switch portion S4 of energy recuperation portion 1220 is for opening (On) state, and again, the 1st switch portion S1 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 is for opening (On) state.Simultaneously, digital voltage provides the 3rd switch portion S3 of portion 1210 and the 2nd switch portion S2 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 to be respectively (Off) state of closing.
Shown in Figure 13 b, the energy of storage in the capacitance part of energy recuperation portion 1220 (C), will be by the 3rd node n3, inductor (Inductor) portion (L), the 1st switch portion S1 of the 1st node n1 and digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 offers the 3rd electrode (X) of plasma display.Wherein, produce the resonance that inductor (Inductor) portion (L) causes, and therefore the voltage of the 3rd electrode (X) will rise to the 10th voltage V10 gradually.After this, during voltage is kept, promptly, among the d2, digital voltage provides the 3rd switch portion S3 of portion 121 0 and the 1st switch portion S1 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 to be unlatching (On) state, the 4th switch portion S4 of energy recuperation portion 1220, the 2nd switch portion S2 of energy recuperation control switch Q3 of portion and digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 is respectively (Off) state of closing.
As Figure 13 c, the 20th voltage V20 that digital voltage source provides provides the 3rd switch portion S3 of portion 1210 by digital voltage, through the 1st node n1, flow through the 1st switch portion S1 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200, offer the 3rd electrode X of plasma display.Therefore, the voltage of the 3rd electrode X, that is, the voltage of digital signal will rise to the 20th voltage V20 from the 10th voltage V10.That is, digital signal is the moment of the 10th voltage V10 at voltage, and clamped (Clmping) is to the 20th voltage V20.
Wherein, during comparative voltage is kept d2 and voltage between the rising stage length of d1 as follows.
The length of voltage d1 between the rising stage is compared with the length of d2 during voltage is kept when long, compare with the energy size that reclaims, the length of voltage d1 between the rising stage is with long, therefore, owing to reasons such as voltage instabilities, will cause the increase of noise (noise), simultaneously, the length of d2 was too short during voltage was kept, and will cause the orientation discharge instability that takes place between digital signal and sweep signal.On the contrary, if the length of voltage d1 between the rising stage is compared with the length of d2 during voltage is kept when too short, compare with the size of the energy that reclaims, voltage between the rising stage length of d1 too short, therefore, the energy of recovery can't offer the 3rd electrode fully, and it is low excessively to cause driving efficient.Consider this, voltage between the rising stage d1 length, more than 0.3 times of length of d2 during should be voltage and keeping is below 0.9 times, preferably more than 0.35 times, below 0.75 times.Between the voltage decrement phase, promptly during the d3, the 4th switch portion S4 of energy recuperation portion 1220 is for opening (On) state.The 1st switch portion S1 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 is for opening (On) state.Simultaneously, digital voltage provides the 3rd switch portion S3 of portion 1210 and the 2nd switch portion S2 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 to be respectively (Off) state of closing.
Shown in Figure 13 d, the invalid energy of plasma display, through the 1st switch portion S1 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200, the 1st node n1 and inductor (Inductor) portion (L) are recovered in the capacitance part (C).At this moment, produce LC resonance by inductor (Inductor) portion (L), therefore, the voltage of the 3rd electrode X, that is, the voltage of digital signal will drop to below the 20th voltage V20 gradually.
Aforesaid, the length of d3 is long between the voltage decrement phase, then compare with the amount of the energy that reclaims, between the voltage decrement phase d3 length long, cause the length of a digital signal too tediously long, therefore, driving time also might be not enough.On the contrary,, then will reduce energy recovery efficiency, cause driving the decline of efficient if the length of d3 is too short between the voltage decrement phase.Consider this, the length of d3 between the voltage decrement phase, more than 0.15 times of length of d2 during should be voltage and keeping is below 0.45 times.
After between the voltage decrement phase, following Figure 13 e, the 2nd switch portion S2 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 is in unlatching (On) state, digital voltage provides the 3rd switch portion S3 of portion 1210, and the 1st switch portion S1 of the 4th switch portion S4 of energy recuperation portion 1220 and digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200 is in (Off) state of closing respectively.Ground connection (GND) voltage will offer the 3rd electrode X of plasma display through the 2nd switch portion S2 of digital drive integrated circuit portion (Data Drive Integrated Circuit) 1200.
By said process, provide digital signal to the 3rd electrode X.
Method with identical with above-mentioned detailed description provides digital signal to the 3rd electrode, and then when digital signal is provided, load will not be concentrated on the particular switch element, but be dispersed on a plurality of switch elements.For example, the voltage of digital signal is through the 10th voltage V10, rise to the 20th voltage V20 during, the 4th switch S 4, the 1 switch S 1 and the 3rd switch S 3 open at least (On) once more than, therefore, load will be dispersed on the 4th switch S 4, the 1 switch S 1 and the 3rd switch S 3.
On the one hand, situation as shown in Figure 4 is to a plurality of the 1st electrodes of panel, when the different respectively moment provides sweep signal,, provide sweep signal to all the 1st electrodes by a drive division as top detailed description, therewith accordingly, provide digital signal to the 3rd electrode.
Therefore, drive the loop digital signal is provided, be positioned at the quantity of one the 3rd discharge cell (cell) on the electrode, compare with the situation of Fig. 5 a to Fig. 5 b, more relatively, therefore, along with driving that the loop provides digital signal and the size of the load that bears is also relatively large.So, negatively on the particular switch element add excessive load, thereby cause the increase of the impaired possibility of corresponding switch element.Wherein, by with last Figure 11, the identical method of method that describes among Figure 12 and Figure 13 a to Figure 13 e, digital signal is provided, the load that produces when then providing digital signal will not be concentrated on the specific switch element, but be distributed on a plurality of switch elements, thereby can prevent that switch element is impaired.Simultaneously, as mentioned above, if make the length of voltage between the rising stage of digital signal, longer than the length between voltage decrement phase, then not only can prevent the damage of switch element, can also reduce noise (noise) and electromagnetic interference (Electro Magnetic Interference, generation EMI).
In sum; though the present invention about plasma display with preferred embodiment openly as above; right its is not in order to limit the present invention; any those skilled in the art; under the situation that does not break away from the spirit and scope of the present invention; can carry out various changes and modification, so protection scope of the present invention is as the criterion when looking the claim restricted portion that is proposed.

Claims (13)

1. plasma display, it is characterized in that it comprises: the back substrate of the 3rd electrode of the front substrate of be arranged side by side a plurality of the 1st electrodes and the 2nd electrode, arrangement and above-mentioned the 1st electrode and the 2nd electrode crossing and the interlayer of dividing discharge cell between above-mentioned front substrate and back substrate; And above-mentioned the 1st electrode and the 2nd electrode are installed in the discharge cell; A plurality of above-mentioned the 1st electrode of installing in effective field; During locating, the different respectively moment provide sweep signal; Provide digital signal to above-mentioned the 3rd electrode accordingly with said scanning signals; Above-mentioned digital signal comprises: voltage is between the rising stage, during voltage is kept and between the voltage decrement phase; Between the rising stage, voltage provides by inductor portion at voltage.
2. a kind of plasma display as claimed in claim 1 is characterized in that, above-mentioned the 1st electrode and the 2nd electrode comprise transparency electrode and bus electrode respectively; Described transparency electrode is the strip type.
3. a kind of plasma display as claimed in claim 1, it is characterized in that, be arranged in the above-mentioned discharge cell, the end of the 1st electrode to the distance between the end of above-mentioned the 2nd electrode than dividing an above-mentioned discharge cell, the distance between the upper end of adjacent interlayer.
4. a kind of plasma display as claimed in claim 1 is characterized in that, the width of above-mentioned the 1st electrode and the 2nd electrode should be more than 2.5 times of the 1st electrode and the 2nd interelectrode spacing, below 6 times.
5. a kind of plasma display as claimed in claim 1 is characterized in that, the width of above-mentioned the 1st electrode and the 2nd electrode is more than 2.8 times of above-mentioned the 1st utmost point and the 2nd interelectrode spacing, below 4.1 times.
6. a kind of plasma display as claimed in claim 1, it is characterized in that above-mentioned bus electrode is arranged in above-mentioned transparency electrode top, the shortest spacing between the end of transparency electrode and above-mentioned bus electrode, be more than 0.03 times of width of the 1st electrode and the 2nd electrode, below 0.2 times.
7. a kind of plasma display as claimed in claim 1, it is characterized in that above-mentioned bus electrode is arranged in above-mentioned transparency electrode top, the shortest spacing between the end of transparency electrode and above-mentioned bus electrode, be more than 0.06 times of width of above-mentioned the 1st electrode and the 2nd electrode, below 0.1 times.
8. a kind of plasma display as claimed in claim 1 is characterized in that, above-mentioned the 1st electrode and the 2nd electrode, and with the 1st electrode, the 1st electrode, the 2nd electrode, the sequence arrangement of the 2nd electrode.
9. a kind of plasma display as claimed in claim 1 is characterized in that, the length of voltage between the rising stage of above-mentioned digital signal is longer than the length between voltage decrement phase.
10. a kind of plasma display as claimed in claim 1 is characterized in that, the length of above-mentioned voltage between the rising stage is more than 0.3 times of length during voltage is kept, below 0.9 times.
11. a kind of plasma display as claimed in claim 1 is characterized in that, the length of above-mentioned voltage between the rising stage is more than 0.35 times of length during voltage is kept, below 0.75 times.
12. a kind of plasma display as claimed in claim 1 is characterized in that, the length between above-mentioned voltage decrement phase is more than 0.15 times of length during voltage is kept, below 0.45 times.
13. a kind of plasma display as claimed in claim 1 is characterized in that the inductance value of above-mentioned inductor portion is more than the 0.69uH, below the 1.2uH.
CNA2007101697041A 2006-12-12 2007-11-21 Plasma display panel Pending CN101202191A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR20060126685 2006-12-12
KR1020060126685 2006-12-12

Publications (1)

Publication Number Publication Date
CN101202191A true CN101202191A (en) 2008-06-18

Family

ID=39517269

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007101697041A Pending CN101202191A (en) 2006-12-12 2007-11-21 Plasma display panel

Country Status (1)

Country Link
CN (1) CN101202191A (en)

Similar Documents

Publication Publication Date Title
CN100541570C (en) The drive unit of Plasmia indicating panel and method
CN100520878C (en) Apparatus for driving a plasma display panel
US20070069983A1 (en) Method and apparatus for driving plasma display panel and plasma display device driven using the method and apparatus
KR100793033B1 (en) Plasma Display Apparatus
US8044884B2 (en) Plasma display apparatus and driving method thereof
US8305299B2 (en) Plasma display device
US7714807B2 (en) Plasma display apparatus and method of driving the same
CN101202191A (en) Plasma display panel
US8049682B2 (en) Plasma display device
KR100811472B1 (en) Plasma display apparatus
US20080012798A1 (en) Plasma display apparatus and driving method of plasma display panel
CN100492470C (en) Plasma display panel driving
US7986284B2 (en) Plasma display apparatus and method of driving the same
US8044889B2 (en) Plasma display device
KR100811549B1 (en) Plasma Display Apparatus
CN101197235A (en) Plasma display panel
US20080007489A1 (en) Apparatus for driving plasma display panel
KR100806312B1 (en) Plasma display device
KR100820659B1 (en) Plasma Display Apparatus
KR100784519B1 (en) Plasma Display Apparatus
CN101197104A (en) Plasma display device
KR20080018367A (en) Plasma display apparatus
KR20080097045A (en) Plasma display apparatus
KR20100037178A (en) Plasma display apparatus
KR20080084096A (en) Plasma display apparatus

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20080618