CN101201365A - Voltage frequency measurement analysis system and analysis method - Google Patents

Voltage frequency measurement analysis system and analysis method Download PDF

Info

Publication number
CN101201365A
CN101201365A CNA2007101187528A CN200710118752A CN101201365A CN 101201365 A CN101201365 A CN 101201365A CN A2007101187528 A CNA2007101187528 A CN A2007101187528A CN 200710118752 A CN200710118752 A CN 200710118752A CN 101201365 A CN101201365 A CN 101201365A
Authority
CN
China
Prior art keywords
voltage
circuit
frequency
magnitude
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2007101187528A
Other languages
Chinese (zh)
Other versions
CN101201365B (en
Inventor
刘经纬
杨蕾
王志新
康凯
苏宏伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Beijing University of Technology
Original Assignee
Beijing University of Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Beijing University of Technology filed Critical Beijing University of Technology
Priority to CN2007101187528A priority Critical patent/CN101201365B/en
Publication of CN101201365A publication Critical patent/CN101201365A/en
Application granted granted Critical
Publication of CN101201365B publication Critical patent/CN101201365B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Measurement Of Current Or Voltage (AREA)

Abstract

The invention provides a measurement and analysis system of the voltage and frequency and its analysis method. The invention can be applied in the fields of the detection, data acquisition and analysis, and the frequency conversion technology. The device can measure the voltage signal and the frequency signal, and the precision can reach as high as 10<-6>. The invention provides a calculation and analysis method of the linearity of the voltage-frequency curve Alpha out, the ratio of the voltage and frequency Kout and the base point of the voltage and frequency V50Hz, coordinates with the drawing and analysis method of the voltage-time, the frequency-time and the voltage-frequency curve, to provide the effective auxiliary analysis method for the operation condition of the variable frequency equipment, thereby realizing the function of low cost, high precise, wide-range measurement on the voltage and frequency and intelligent analysis function of the measurement results.

Description

电压频率测量分析系统及分析方法 Voltage frequency measurement analysis system and analysis method

技术领域 technical field

本发明提出了一种电压频率测量分析系统及分析方法,可以应用到检测、数据采集分析、变频技术等领域。The invention provides a voltage frequency measurement and analysis system and analysis method, which can be applied to the fields of detection, data acquisition and analysis, frequency conversion technology and the like.

背景技术 Background technique

目前,测量电压的装置最常见的是万用表,万用表可以测量电压、电流和电阻等信号,但缺乏对频率信号的测量功能;测量频率的装置最常见的是频率计,它精度高但缺乏对各种电压信号的测量,特别是强电信号的测量。示波器兼有万用表和频率计的功能,可以对电压和频率同时测量,并能把每个时刻的波形绘制出来,但其缺乏对连续时间段电压、频率序列的测量,无法将所测的电压、频率序列绘制成为以时间为横轴的电压-时间、频率-时间曲线以及电压-频率曲线,用于专业人员分析使用,而且单个示波器往往成本太高且操作繁琐,体积大不易便携。At present, the most common device for measuring voltage is a multimeter, which can measure signals such as voltage, current, and resistance, but lacks the measurement function for frequency signals; the most common device for measuring frequency is a frequency meter, which has high precision but lacks various The measurement of a voltage signal, especially the measurement of a strong electrical signal. The oscilloscope has both the functions of a multimeter and a frequency counter. It can measure voltage and frequency at the same time, and can draw the waveform at each moment. The frequency sequence is drawn as a voltage-time, frequency-time curve, and voltage-frequency curve with time as the horizontal axis, which is used for analysis by professionals, and a single oscilloscope is often too expensive and cumbersome to operate, and it is too large to be portable.

发明内容 Contents of the invention

本发明的两个目的在于克服示波器的上述缺陷,提供了一种电压频率测量分析系统及分析方法。本系统可以对各种波形的电压、频率进行测量,并能绘制出电压-时间、频率-时间和电压-频率曲线,进行曲线特征值计算,为电压频率曲线应用于实际工程,特别是对变频技术应用领域,提供辅助分析提供有效帮助,更好的满足实际应用的需求。The two purposes of the present invention are to overcome the above-mentioned defects of the oscilloscope, and provide a voltage frequency measurement and analysis system and analysis method. This system can measure the voltage and frequency of various waveforms, and can draw the voltage-time, frequency-time and voltage-frequency curves, and calculate the characteristic value of the curves, so that the voltage-frequency curves can be applied to practical projects, especially for frequency conversion In the field of technical application, it provides auxiliary analysis to provide effective help to better meet the needs of practical applications.

为了实现上述目的,本发明采取了如下技术方案。本系统主要包括有信号处理电路1、频率测量电路2、A/D转换电路3、CPU控制电路4、键盘显示电路5、和电源电路8;其中:In order to achieve the above object, the present invention adopts the following technical solutions. This system mainly includes signal processing circuit 1, frequency measurement circuit 2, A/D conversion circuit 3, CPU control circuit 4, keyboard display circuit 5, and power supply circuit 8; among them:

信号处理电路1包括有弱电接入电路1.1、强电接入电路1.2、降压电路1.3、稳压跟随电路1.4、TTL标准化电路1.5、峰值保持电路1.6;The signal processing circuit 1 includes a weak current access circuit 1.1, a strong current access circuit 1.2, a step-down circuit 1.3, a voltage stabilization follower circuit 1.4, a TTL standardization circuit 1.5, and a peak hold circuit 1.6;

弱电接入电路1.1的输入端为一个用于与0~5V待测信号INlow相连接的模拟信号接口,弱电接入电路1.1的输出端与稳压跟随电路1.4相连接;The input terminal of the weak current access circuit 1.1 is an analog signal interface for connecting with the 0-5V signal to be tested IN low , and the output terminal of the weak current access circuit 1.1 is connected with the voltage regulation follower circuit 1.4;

强电接入电路1.2的输入端为一个用于与5~300V待测信号INhigh相连接的模拟信号接口,强电接入电路1.2的输出接在降压电路1.3相连接;降压电路1.3将强电接入电路送来的5~300V待测信号INhigh根据降压倍率线性等比降为0~5V弱电待测信号后输出给稳压跟随电路1.4;The input terminal of the strong current access circuit 1.2 is an analog signal interface used to connect with the 5-300V signal to be tested IN high , and the output of the strong current access circuit 1.2 is connected to the step-down circuit 1.3; the step-down circuit 1.3 The 5-300V test signal IN high sent by the strong current access circuit is linearly reduced to a 0-5V weak current test signal according to the step-down ratio, and then output to the voltage stabilization follower circuit 1.4;

稳压跟随电路1.4的输出信号INstd端分别与TTL标准化电路1.5和峰值保持电路1.6相连接;TTL标准化电路1.5将电压跟随电路1.4的输出信号变为交流方波,再通过滞回比较电路除去抖动,通过稳压管后得到了标准的TTL频率待测信号INTTL,输出给频率测量电路2;峰值保持电路1.6将电压跟随电路1.6的输出信号电压出现过的最大值以直流恒压的信号INpeak输出给A/D转换电路3;The output signal IN std of the voltage-stabilizing follower circuit 1.4 is connected to the TTL standardization circuit 1.5 and the peak hold circuit 1.6 respectively; the TTL standardization circuit 1.5 converts the output signal of the voltage follower circuit 1.4 into an AC square wave, and then removes it through the hysteresis comparison circuit. Jitter, after passing through the voltage regulator tube, the standard TTL frequency signal to be tested IN TTL is obtained, which is output to the frequency measurement circuit 2; the peak hold circuit 1.6 follows the maximum value of the output signal voltage of the circuit 1.6 to a DC constant voltage signal IN peak is output to the A/D conversion circuit 3;

频率测量电路2的输出端通过数据总线、地址总线和控制总线与CPU控制电路4相连接,频率测量电路2测量出TTL标准波形的频率值,并将测得的频率值以数字量的形式输出到CPU控制电路4,并送至键盘显示电路5显示;The output end of the frequency measurement circuit 2 is connected to the CPU control circuit 4 through the data bus, address bus and control bus, the frequency measurement circuit 2 measures the frequency value of the TTL standard waveform, and outputs the measured frequency value in the form of digital quantities to the CPU control circuit 4, and sent to the keyboard display circuit 5 for display;

A/D转换电路3的输入与信号处理电路1电压峰值电路1.6的输出端相连接,输出端通过数据总线、地址总线和控制总线与CPU控制电路4连接;A/D转换电路3将电压峰值电路1.6输出的电压值转换成数字量输出到CPU控制电路4,并送至键盘显示电路5显示;The input of the A/D conversion circuit 3 is connected with the output terminal of the signal processing circuit 1 voltage peak circuit 1.6, and the output terminal is connected with the CPU control circuit 4 through the data bus, address bus and control bus; the A/D conversion circuit 3 converts the voltage peak value The voltage value output by the circuit 1.6 is converted into a digital quantity and output to the CPU control circuit 4, and sent to the keyboard display circuit 5 for display;

CPU控制电路4与频率测量电路2的输出端相连接,接收频率测量电路测得的频率值;CPU控制电路4与A/D转换电路3相连接,接收转换后的数字量的电压值;如果是强电信号,CPU控制电路4根据降压电路1.3的降压后的电压值和降压倍率,计算出实际的电压值,并存储CPU控制电路4的RAM中,并送至键盘显示电路5中的显示部分显示;The CPU control circuit 4 is connected with the output end of the frequency measurement circuit 2, and receives the frequency value measured by the frequency measurement circuit; the CPU control circuit 4 is connected with the A/D conversion circuit 3, and receives the converted digital voltage value; if It is a strong electric signal, and the CPU control circuit 4 calculates the actual voltage value according to the voltage value and the step-down ratio of the step-down circuit 1.3, and stores it in the RAM of the CPU control circuit 4, and sends it to the keyboard display circuit 5 The display section in shows;

键盘显示电路5通过数据总线、地址总线和控制总线与CPU控制电路4相连接,键盘显示电路5中的显示部分用于显示频率测量电路2和A/D转换电路3实时转换的结果;键盘显示电路5中的键盘通过键盘显示控制芯片与CPU控制电路4相连接;The keyboard display circuit 5 is connected with the CPU control circuit 4 through the data bus, the address bus and the control bus, and the display part in the keyboard display circuit 5 is used to display the result of the real-time conversion of the frequency measurement circuit 2 and the A/D conversion circuit 3; the keyboard display The keyboard in the circuit 5 is connected with the CPU control circuit 4 through the keyboard display control chip;

电源电路8为以上各电路提供电源。The power circuit 8 provides power for the above circuits.

还设置有用于与上位机通讯的通讯电路6,通讯电路6与CPU控制电路4相连接。通讯电路6与计算机通过数据线连接,其发送端、接受端、数据端、地址端和控制端分别接到线可编程CPU控制电路4的发送端、接受端、数据总线、地址总线和控制总线上,通讯电路的。A communication circuit 6 for communicating with the upper computer is also provided, and the communication circuit 6 is connected with the CPU control circuit 4 . The communication circuit 6 is connected to the computer through a data line, and its sending end, receiving end, data end, address end and control end are respectively connected to the sending end, receiving end, data bus, address bus and control bus of the programmable CPU control circuit 4 On, the communication circuit.

还设置有自检校正电路7,自检校正电路7的数据端、地址端和控制端分别接到CPU控制电路4的数据总线、地址总线和控制总线上,自检校正电路7输出端与信号处理电路3弱电接入电路1.1接口相连接。CPU控制电路4生成电压、频率信号输入给自检校正电路并通过自检校正电路7产生自检波形,自检波形输入给弱电接入电路1.1,CPU控制器将弱电接入电路1.1采集到的电压、频率测量值与其产生的自检电压、频率进行比较来判断系统是否正常。Also be provided with self-test correction circuit 7, the data terminal, address end and control end of self-test correction circuit 7 are respectively received on the data bus, address bus and control bus of CPU control circuit 4, self-test correction circuit 7 output terminals and signal The processing circuit 3 is connected to the interface of the weak current access circuit 1.1. The CPU control circuit 4 generates voltage and frequency signals and inputs them to the self-inspection correction circuit and generates a self-inspection waveform through the self-inspection correction circuit 7, and the self-inspection waveform is input to the weak current access circuit 1.1, and the CPU controller collects the weak current access circuit 1.1 The voltage and frequency measurement values are compared with the self-test voltage and frequency generated to judge whether the system is normal.

所述的频率测量电路2包括两个继电器、4个74F161记数器构成的串联的计数器组、1个74F161记数器作为逻辑控制器和2支74LS245总线收发器,四个计数器每个记数器有4位输出,每两个记数器的8位输出接在总线收发器74LS245的输入上,总线收发器74LS245的输出通过数据总线、地址总线和控制总线与CPU控制电路4相连接;Described frequency measurement circuit 2 comprises two relays, a counter group connected in series formed by four 74F161 counters, one 74F161 counter as a logic controller and two 74LS245 bus transceivers, and each of the four counters counts The register has 4 output, and the 8 output of every two registers is connected on the input of bus transceiver 74LS245, and the output of bus transceiver 74LS245 is connected with CPU control circuit 4 through data bus, address bus and control bus;

第一个继电器的常开、常闭端分别接高频的频率待侧信号INTTL和已知标准晶振的输出管脚INcry,公共的输出端接在计数器芯片组中第一个计数器的计数输入端;第二个继电器的常开、常闭端分别接产生定时脉冲的CPU管脚INtimer和低频的频率待侧信号INTTL相连接,公共的输出接到四个计数芯片的使能端,第一个继电器和第二个继电器的常开、常闭切换控制端与CPU控制电路4控制总线相连接来控制两个继电器常开、常闭的切换;The normally open and normally closed terminals of the first relay are respectively connected to the high-frequency frequency standby signal IN TTL and the output pin IN cry of the known standard crystal oscillator, and the common output terminal is connected to the counting of the first counter in the counter chipset Input terminal; the normally open and normally closed terminals of the second relay are respectively connected to the CPU pin IN timer that generates the timing pulse and the low-frequency frequency standby signal IN TTL , and the common output is connected to the enabling terminals of the four counting chips , the normally open and normally closed switching control ends of the first relay and the second relay are connected to the CPU control circuit 4 control bus to control the normally open and normally closed switching of the two relays;

作为逻辑控制器的74F161计数器的CLK端始终接低频信号INTTL,其CLR端与其第2位计数输出P1通过一个反门相连,实现只允许一个周期波形通过的自锁电路,复位信号CLR通过控制总线与CPU的为控制端相连;As a logic controller, the CLK terminal of the 74F161 counter is always connected to the low-frequency signal IN TTL , and its CLR terminal is connected to the second count output P1 through an inverted gate to realize a self-locking circuit that only allows one cycle of waveform to pass through, and the reset signal CLR passes through the control The bus is connected to the control terminal of the CPU;

作为逻辑控制器的74F161计数器的CLK始终接低频信号INTTL,其CLR端与其第2位计数输出P1通过一个反门相连,实现只允许一个周期波形通过的自锁电路,复位信号CLR通过控制总线与CPU的为控制端相连。As a logic controller, the CLK of the 74F161 counter is always connected to the low-frequency signal IN TTL , and its CLR terminal is connected to the second count output P1 through an inverted gate to realize a self-locking circuit that only allows one cycle of waveform to pass through. The reset signal CLR passes through the control bus It is connected to the control terminal of the CPU.

四个计数器每个记数器有4位输出,每两个记数器的8位输出接在总线收发器的输入上,总线收发器的输出通过数据总线、地址总线和控制总线与CPU相连;Each of the four counters has a 4-bit output, and the 8-bit output of each two counters is connected to the input of the bus transceiver, and the output of the bus transceiver is connected to the CPU through the data bus, address bus and control bus;

2.装置工作流程:2. Device workflow:

装置工作时的信号流图见附图15,0~5V的弱电信号INlow通过信号处理电路1的弱电接入电路1.1,或5~380V的强电信号INhigh通过信号处理电路1的强电接入电路1.2与降压电路1.3降压之后,经过电压跟随电路1.4阻抗匹配后,得到标准待测信号INstd,INstd经过峰值保持电路1.6得到峰值电压INpeak,经过A/D转换电路得到待测信号频率测量值OUTU,对于输入为弱点信号的情况,OUTU即为待测信号电压真实值U(t),对于输入为强点信号的情况,OUTU需乘以降压倍率得到待测信号电压真实值U(t);INstd经过TTL标准化电路1.5得到标准的TTL形式的频率待测信号INTTL,高频待测信号INTTL和CPU控制电路4发出的已知时长的高电平脉冲INtimer通过频率测量电路,得到输出OUTF;而低频待测信号INTTL和已知频率晶振的输出波形INcry通过频率测量电路,得到待测信号频率测量值OUTF,频率测量值和电压测量值输入给CPU控制电路,并同时送至键盘显示电路5显示。See attached drawing 15 for the signal flow diagram when the device is working. The weak current signal IN low of 0-5V passes through the weak current of signal processing circuit 1 and connects to circuit 1.1, or the strong current signal of 5-380V IN high passes through the strong current of signal processing circuit 1. After stepping down with circuit 1.2 and step-down circuit 1.3, the standard signal to be tested IN std is obtained after the impedance matching of the voltage follower circuit 1.4, and the peak voltage IN peak of IN std is obtained through the peak hold circuit 1.6, and obtained through the A/D conversion circuit The frequency measurement value OUT U of the signal to be tested. For the case where the input is a weak signal, OUT U is the true value U(t) of the voltage of the signal to be tested. For the case where the input is a strong signal, OUT U needs to be multiplied by the step-down ratio to get The true value of the measured signal voltage U(t); IN std obtains the standard TTL form of the frequency test signal IN TTL through the TTL standardization circuit 1.5, the high-frequency test signal IN TTL and the known duration of the high-voltage signal sent by the CPU control circuit 4 The flat pulse IN timer passes through the frequency measurement circuit to obtain the output OUT F ; while the low-frequency signal to be tested IN TTL and the output waveform IN cry of the known frequency crystal oscillator pass through the frequency measurement circuit to obtain the frequency measurement value OUT F of the signal to be tested, the frequency measurement value and The measured voltage value is input to the CPU control circuit, and simultaneously sent to the keyboard display circuit 5 for display.

利用上述的电压频率测量分析系统,采集时间序列电压、频率及其分析方法,其特征在于,主要包括以下步骤:数据采集、数据预处理、三线分析和压频特征值计算分析:Using the above-mentioned voltage-frequency measurement and analysis system to collect time-series voltage, frequency and analysis method thereof, it is characterized in that it mainly includes the following steps: data collection, data preprocessing, three-line analysis and voltage-frequency characteristic value calculation and analysis:

1)数据采集:通过权利要求1中所述的系统采集时间序列电压、时间序列频率,具体采集方法如下:1) data collection: by the system collection described in claim 1 time-series voltage, time-series frequency, concrete collection method is as follows:

第1步:通过键盘显示电路(5)中的键盘设置采集时间间隔Tsample和对电压、频率的连续采集次数tsample,置当前采集次数tonce=1,将上述参数存入CPU控制电路(4)的RAM中,CPU控制电路(4)执行连续采集子程序;Step 1: set the acquisition time interval T sample and the continuous acquisition times t sample to voltage and frequency by the keyboard in the keyboard display circuit (5), put the current acquisition times t once =1, and store the above parameters into the CPU control circuit ( 4) in the RAM, the CPU control circuit (4) executes the continuous acquisition subroutine;

第2步:CPU控制电路(4)通过A/D转换电路(3)得到当前接入信号电压的采集值OUTV,乘以降压倍率得出当前电压的真实值U(tonce)存放在其RAM中;Step 2: The CPU control circuit (4) obtains the collected value OUT V of the current access signal voltage through the A/D conversion circuit (3), multiplies it by the step-down ratio to obtain the actual value U(t once ) of the current voltage and stores it in it in RAM;

第3步:CPU控制电路(4)通过频率测量电路(2)得到当前接入信号频率的采集值OUTF,计算得出当前电压的真实值F(tonce)存放在其RAM中;Step 3: the CPU control circuit (4) obtains the collected value OUT F of the current access signal frequency through the frequency measurement circuit (2), calculates the true value F(t once ) of the current voltage and stores it in its RAM;

第4步:当前采集次数tonce自增1,如果tonce≤tsample则重复执行步骤2,3,4;Step 4: The current collection times t once is incremented by 1, if t once ≤ t sample , repeat steps 2, 3, and 4;

第5步:采集完成;Step 5: The collection is completed;

于是产生了随时间序列电压值(U(t),t)和时间序列频率值(F(t),t),其中t是采样时间,t=1,2,…,tsample,tsample是正整数,表示采样时间的终值,U(t)、F(t)分别表示t时刻的电压值和频率值;Then a time-series voltage value (U(t), t) and a time-series frequency value (F(t), t) are generated, where t is the sampling time, t=1, 2,..., t sample , t sample is positive Integer, representing the final value of the sampling time, U(t), F(t) respectively representing the voltage value and frequency value at time t;

2)数据预处理:2) Data preprocessing:

第1步:从CPU控制电路4的RAM中读出连续采集次数tsample,置当前计算次数tprc=n+1,计算比对结束次数tprcend=tsample-n,其中n是与U(tsample)和F(tsample)对比的电压值的个数,n的取值范围一般为3≤n≤10;Step 1: read out the continuous acquisition times tsample from the RAM of the CPU control circuit 4, put the current calculation times tprc =n+1, calculate the comparison end times tprcend = tsample -n, wherein n is the same as U( t sample ) and the number of voltage values compared with F(t sample ), the value range of n is generally 3≤n≤10;

对上步中采集到的(U(t),t)、(F(t),t)进行修正处理,即把明显偏离相邻数据的值删除,修正原则是:如果t时刻的电压值U(t)与之前或之后的n个时刻电压值平均值的差值的绝对值,大于t时刻之前或之后n个时刻电压值之间差值绝对值的平均值,需要修正,即Correct the (U(t), t) and (F(t), t) collected in the previous step, that is, delete the values that obviously deviate from the adjacent data. The correction principle is: if the voltage value U at time t The absolute value of the difference between (t) and the average value of voltage values at n moments before or after time t is greater than the average value of the absolute value of the difference between voltage values at n moments before or after time t, and needs to be corrected, that is

|| Uu (( tt )) -- &Sigma;&Sigma; ii == 11 nno Uu (( tt -- ii )) nno || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 nno -- 11 || Uu (( tt -- ii )) -- Uu (( tt -- ii -- 11 )) || nno -- 11 -- -- -- (( 11 ))

or

|| Uu (( tt )) -- &Sigma;&Sigma; ii == 11 nno Uu (( tt ++ ii )) nno || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 nno -- 11 || Uu (( tt ++ ii )) -- Uu (( tt ++ ii ++ 11 )) || nno -- 11 -- -- -- (( 22 ))

式(1)中,t-i表示时刻t之前i个时刻,则U(t-i)表示采样时刻t-i时的电压值,U(t)是t时刻的电压值,U(t-i-1)表示t-i-1时刻的电压值;α是界定强度,取值范围为0%~100%;In formula (1), t-i represents i time before time t, then U(t-i) represents the voltage value at sampling time t-i, U(t) is the voltage value at time t, and U(t-i-1) represents t-i-1 The voltage value at the moment; α is the defined intensity, and the value range is 0% to 100%;

式(2)中,U(t)是t时刻的电压值,则U(t+i)表示采样时刻t+i时的电压值,U(t+i+1)表示t+i+1时刻的电压值,α是界定强度,取值范围为0%~100%;In formula (2), U(t) is the voltage value at time t, then U(t+i) represents the voltage value at sampling time t+i, and U(t+i+1) represents time t+i+1 The voltage value of , α is the defined intensity, and the value range is 0% to 100%;

如果t时刻的电压值U(t)满足(1)式或(2)式,则修正为:If the voltage value U(t) at time t satisfies formula (1) or formula (2), the correction is:

U ( t ) = U ( t - 1 ) + U ( t + 1 ) 2 ; 其中,U(t-1)为t-1时刻的电压值,U(t+1)为t+1时刻的电压值; u ( t ) = u ( t - 1 ) + u ( t + 1 ) 2 ; Among them, U(t-1) is the voltage value at time t-1, and U(t+1) is the voltage value at time t+1;

频率值F(t)的修正原则与U(t)的修正原则相同:如果t时刻的频率值F(t)与之前或之后的n个时刻电压值平均值的差值的绝对值,大于t时刻之前或之后n个时刻电压值之间差值绝对值的平均值,需要修正,即The correction principle of the frequency value F(t) is the same as that of U(t): if the absolute value of the difference between the frequency value F(t) at time t and the average value of the voltage value at n moments before or after is greater than t The average value of the absolute value of the difference between the voltage values at n moments before or after the moment needs to be corrected, that is

|| Ff (( tt )) -- &Sigma;&Sigma; ii == 11 nno Ff (( tt -- ii )) nno || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 nno -- 11 || Ff (( tt -- ii )) -- Ff (( tt -- ii -- 11 )) || nno -- 11 -- -- -- (( 33 ))

or

|| Ff (( tt )) -- &Sigma;&Sigma; ii == 11 nno Ff (( tt ++ ii )) nno || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 nno -- 11 || Ff (( tt ++ ii )) -- Ff (( tt ++ ii ++ 11 )) || nno -- 11 -- -- -- (( 44 ))

式(3)中,t-i表示时刻t之前i个时刻,则F(t-i)表示采样时刻t-i时的电压值,F(t)是t时刻的电压值,F(t-i-1)表示t-i-1时刻的电压值;α是界定强度,取值范围为0%~100%;In formula (3), t-i represents the i time before time t, then F(t-i) represents the voltage value at sampling time t-i, F(t) is the voltage value at time t, and F(t-i-1) represents t-i-1 The voltage value at the moment; α is the defined intensity, and the value range is 0% to 100%;

式(2)中,F(t)是t时刻的电压值,则F(t+i)表示采样时刻t+i时的电压值,F(t+i+1)表示t+i+1时刻的电压值,α是界定强度,取值范围为0%~100%;In formula (2), F(t) is the voltage value at time t, then F(t+i) represents the voltage value at sampling time t+i, and F(t+i+1) represents time t+i+1 The voltage value of , α is the defined intensity, and the value range is 0% to 100%;

如果t时刻的电压值F(t)满足(3)式或(4)式,则修正为:If the voltage value F(t) at time t satisfies formula (3) or formula (4), the correction is:

F ( t ) = F ( t - 1 ) + F ( t + 1 ) 2 ; 其中,F(t-1)为t-1时刻的电压值,F(t+1)为t+1时刻的电压值; f ( t ) = f ( t - 1 ) + f ( t + 1 ) 2 ; Among them, F(t-1) is the voltage value at the time t-1, and F(t+1) is the voltage value at the time t+1;

第2步:前计算次数tprc自增1,如果tprc≤tprcend则重复执行步骤1;Step 2: The number of previous calculations t PRC is incremented by 1, and if t PRC ≤ t prcend , repeat step 1;

第3步:数据预处理完成;Step 3: Data preprocessing is completed;

3)三线分析法及特征值计算:3) Three-line analysis method and eigenvalue calculation:

第1步,压频曲线拟合:Step 1, voltage-frequency curve fitting:

1)应用最小二乘法将U-F曲线中的点拟合为一直线,并计算拟合参数a、b和压频特征值:压频曲线线性度αout、压频比Kout和压频基点V50Hz1) Apply the least squares method to fit the points in the UF curve into a straight line, and calculate the fitting parameters a, b and voltage-frequency characteristic values: voltage-frequency curve linearity α out , voltage-frequency ratio K out and voltage-frequency base point V 50Hz ;

为了表示方便,将U(t)记为ut,将F(t)记为ft,将tsample记为n,具体步骤如下:For convenience, U(t) is denoted as u t , F(t) is denoted as f t , and t sample is denoted as n. The specific steps are as follows:

设电压-频率直线函数为f=au+b,其中a、b是待定常数;Let the voltage-frequency linear function be f=au+b, where a and b are undetermined constants;

记εt=ft-(aut+b),它反映了用直线f=au+b来描述u=ut,f=ft时,计算值f与实际值ft产生的偏差;用

Figure A20071011875200152
来度量总偏差;Note ε t = f t -(au t + b), which reflects the deviation between the calculated value f and the actual value f t when the straight line f = au+b is used to describe u = u t and f = f t ;
Figure A20071011875200152
to measure the total deviation;

确定f=au+b中的常数a和b,使 F ( a , b ) = &Sigma; t = 1 n &epsiv; t 2 = &Sigma; t = 1 n ( f t - au t - b ) 2 为最小;Determine the constants a and b in f=au+b such that f ( a , b ) = &Sigma; t = 1 no &epsiv; t 2 = &Sigma; t = 1 no ( f t - au t - b ) 2 is the smallest;

由极值原理得 &PartialD; F &PartialD; a = &PartialD; F &PartialD; b = 0 , &PartialD; F &PartialD; a = - 2 &Sigma; t = 1 n u t ( f t - au t - b ) = 0 &PartialD; F &PartialD; b = - 2 &Sigma; t = 1 n ( f t - au t - b ) = 0 From the extreme value principle &PartialD; f &PartialD; a = &PartialD; f &PartialD; b = 0 , Right now &PartialD; f &PartialD; a = - 2 &Sigma; t = 1 no u t ( f t - au t - b ) = 0 &PartialD; f &PartialD; b = - 2 &Sigma; t = 1 no ( f t - au t - b ) = 0

解此联立方程得: a = n &Sigma; t = 1 n u t f t - &Sigma; t = 1 n u t &Sigma; t = 1 n f t n &Sigma; t = 1 n u t 2 - ( &Sigma; t = 1 n u t ) 2 b = 1 n &Sigma; t = 1 n f t - a n &Sigma; t = 1 n u t Solving this simultaneous equation gives: a = no &Sigma; t = 1 no u t f t - &Sigma; t = 1 no u t &Sigma; t = 1 no f t no &Sigma; t = 1 no u t 2 - ( &Sigma; t = 1 no u t ) 2 b = 1 no &Sigma; t = 1 no f t - a no &Sigma; t = 1 no u t

第2步,电压、频率特征值计算:Step 2, calculation of voltage and frequency eigenvalues:

压频比Kout=a:压频比用来表示电压和频率值的线性关系;Voltage-frequency ratio K out = a: The voltage-frequency ratio is used to represent the linear relationship between voltage and frequency values;

压频曲线线性度 L out = &Sigma; t = 1 n &epsiv; t 2 : 压频曲线线性度用来衡量压频曲线上的点偏离拟合出来直线的程度;Linearity of voltage-frequency curve L out = &Sigma; t = 1 no &epsiv; t 2 : The linearity of the voltage-frequency curve is used to measure the degree to which the points on the voltage-frequency curve deviate from the fitted straight line;

压频基点V50Hz=50a+b:压频基点用来衡量工作频率50Hz时的工作电压;Voltage-frequency base point V 50Hz = 50a+b: The voltage-frequency base point is used to measure the working voltage when the working frequency is 50Hz;

第3步,绘制三条曲线:Step 3, draw three curves:

绘制电压时间即U-t曲线:将修正后的时间序列(U(t),t)每个时刻t与对应的电压值U(t)绘制到U-t坐标系中,得到的电压时间U-t曲线;Draw the voltage-time U-t curve: Draw the corrected time series (U(t), t) at each moment t and the corresponding voltage value U(t) into the U-t coordinate system to obtain the voltage-time U-t curve;

绘制频率时间F-t曲线:将修正后的时间序列(F(t),t)每个时刻t与对应的频率值F(t)绘制到F-t坐标系中,得到的频率时间F-t曲线;Draw the frequency-time F-t curve: Draw the corrected time series (F(t), t) at each moment t and the corresponding frequency value F(t) into the F-t coordinate system to obtain the frequency-time F-t curve;

绘制电压频率U-F曲线:将修正后的时间序列变量(U(t),t)和(F(t),t),构成三元组(U(t),F(t),t),把每个时刻t对应的U(t)、F(t)两个值作为一个点的(U,F)坐标,绘制到U-F坐标系中,得到U-F曲线;Draw the voltage-frequency U-F curve: the corrected time series variables (U(t), t) and (F(t), t) are formed into a triplet (U(t), F(t), t), and the The two values of U(t) and F(t) corresponding to each time t are used as the (U, F) coordinates of a point, and drawn into the U-F coordinate system to obtain the U-F curve;

第4步,性能指标分析:Step 4, performance index analysis:

根据项上述绘制的三条曲线,和三个特征值,工程师得出所测量的电压频率值是否满足工程实际项目指标的要求,以及满足程度。According to the three curves drawn above and the three eigenvalues, the engineer can obtain whether the measured voltage frequency value meets the requirements of the actual project index of the project, and the degree of satisfaction.

本发明的有益效果:Beneficial effects of the present invention:

1)本发明的设备具有体积小便于携带,成本低,具有对电压、频率信号测量精度高,测量范围宽;特别是本发明构成的系统具有时间序列连续采集,数据处理,可视化分析功能的特点;1) The equipment of the present invention is small in size and easy to carry, low in cost, high in voltage and frequency signal measurement accuracy, and wide in measurement range; especially the system formed by the present invention has the characteristics of continuous collection of time series, data processing, and visual analysis functions ;

2)本发明提出的时间序列电压频率分析方法,通过对本发明中提出的通过特征值计算和绘制的三种曲线和对电压频率散点图的曲线拟合分析方法,可以为工程师分析待测设备的性能指标给出快速、便捷、直观的参考,本发明直接给出了一些评价指标,这些评价指标来自于有经验的工程师实际工程实践,但尚未由学术界官方的形式提出。2) The time-series voltage-frequency analysis method proposed by the present invention can analyze the equipment under test for engineers by calculating and drawing three kinds of curves and the curve fitting analysis method to the voltage-frequency scatter diagram proposed in the present invention The performance index provides fast, convenient and intuitive reference. The present invention directly provides some evaluation indexes. These evaluation indexes come from the actual engineering practice of experienced engineers, but have not been officially proposed by the academic circle.

3)本发明特别是对近年来发展迅速的变频技术应用给与了很大帮助,对于变频控制器输出的PWM波形,该设备不仅能够测量,还可以分析,弥补了变频器输出PWM波形测量技术上的空白。3) The present invention has given great help to the application of frequency conversion technology, which has developed rapidly in recent years. For the PWM waveform output by the frequency conversion controller, the device can not only measure, but also analyze, making up for the frequency converter output PWM waveform measurement technology on the blank.

附图说明 Description of drawings

附图1电压频率测试分析仪电路模块连接图Accompanying drawing 1 voltage frequency test analyzer circuit module connection diagram

附图1.1信号处理电路模块连接图Attached Figure 1.1 Connection Diagram of Signal Processing Circuit Module

附图2CPU控制电路图Accompanying drawing 2CPU control circuit diagram

附图3LEM模块电路图Accompanying drawing 3 LEM module circuit diagram

附图4模拟信号处理通道电路Accompanying drawing 4 analog signal processing channel circuit

附图5电压峰值采样保持电路Accompanying drawing 5 voltage peak sampling and holding circuit

附图6A/D转换电路图Accompanying drawing 6A/D conversion circuit diagram

附图7低频周期捕捉时序图Accompanying drawing 7 low-frequency cycle capture timing diagram

附图8高频频率测量时序图Accompanying drawing 8 High-frequency frequency measurement sequence diagram

附图9低频周期捕捉电路Accompanying drawing 9 low-frequency cycle capture circuit

附图10频率计模块Figure 10 frequency meter module

附图11高频/低频测量复用电路图Accompanying drawing 11 High frequency/low frequency measurement multiplexing circuit diagram

附图12CH451与CPU、LED显示连接电路图Attached picture 12 CH451 and CPU, LED display connection circuit diagram

附图13芯片与USB总线的连接图Accompanying drawing 13 connection diagram of chip and USB bus

附图14AD7008与微机接口电路图Accompanying drawing 14 AD7008 and microcomputer interface circuit diagram

附图15复用式电压频率测量分析方法信号流图Accompanying drawing 15 The signal flow diagram of the multiplexing voltage frequency measurement and analysis method

附图16采集程序软件流程图Accompanying drawing 16 acquisition program software flowchart

具体实施方式 Detailed ways

本实施例首先对电压频率测量分析装置硬件电路、连接关系及具体工作原理以及待测信号在装置中传递、转换和处理的过程进行详细描述(参见附图1-14),接下来对主程序进行描述,最后为时间序列电压频率分析方法对上述采集的数据特征曲线的绘制和特征值的计算分析的详细步骤(参见附图14-15)。This embodiment firstly describes in detail the hardware circuit, connection relationship and specific working principle of the voltage frequency measurement and analysis device, and the process of transmitting, converting and processing the signal to be tested in the device (see accompanying drawings 1-14), and then the main program In the description, the detailed steps of drawing the above-mentioned collected data characteristic curve and calculating and analyzing the characteristic value by the time-series voltage-frequency analysis method are given at the end (see Figures 14-15).

1.硬件电路连接关系、工作原理和信号处理:1. Hardware circuit connection relationship, working principle and signal processing:

本实施例的硬件电路如图1~14所示,主要包括有信号处理电路1、频率测量电路2、A/D转换电路3、CPU控制电路4、键盘显示电路5、通讯电路6、自检校正电路7、电源电路8八个核心部分组成,见附图1。The hardware circuit of this embodiment is shown in Figures 1 to 14, mainly including signal processing circuit 1, frequency measurement circuit 2, A/D conversion circuit 3, CPU control circuit 4, keyboard display circuit 5, communication circuit 6, self-test The correction circuit 7 and the power supply circuit 8 are composed of eight core parts, see accompanying drawing 1.

信号处理电路1,见附图1.1,作用是将输入信号接入,处理成为频率测量电路2和A/D转换电路3可以处理的信号形式。信号处理电路1有一个复用的模拟信号输入接口,既可以作为弱电接入电路1.1的输入(接入0~5V待测信号),又可以作为强电接入电路1.2的输入(接入5~300V待测信号)。信号处理电路1有两个输出接口,一个是TTL标准化电路1.5输出给频率测量电路2,一个是电压峰值电路1.6输出给A/D转换电路3。The signal processing circuit 1, see Figure 1.1, is used to connect the input signal and process it into a signal form that can be processed by the frequency measurement circuit 2 and the A/D conversion circuit 3. The signal processing circuit 1 has a multiplexed analog signal input interface, which can be used as the input of the weak current access circuit 1.1 (connecting to the 0-5V signal to be tested), and can also be used as the input of the strong current access circuit 1.2 (connecting to the 5V ~300V signal to be tested). The signal processing circuit 1 has two output interfaces, one is the output of the TTL standardization circuit 1.5 to the frequency measurement circuit 2, and the other is the output of the voltage peak circuit 1.6 to the A/D conversion circuit 3.

弱电接入电路1.1有一个模拟信号接口,与0~5V待测信号INlow相连接,输出接在稳压跟随电路1.4的输入上,即后级电压跟随器运算放大器的输入管脚。The weak current access circuit 1.1 has an analog signal interface, which is connected to the 0-5V signal to be tested IN low , and the output is connected to the input of the voltage stabilization follower circuit 1.4, which is the input pin of the operational amplifier of the subsequent voltage follower.

强电接入电路1.2有一个模拟信号接口,与5~300V待测信号INhigh相连接,输出接在降压电路1.3的输入上,即将压芯片的输入高压管脚(+HT);The strong current access circuit 1.2 has an analog signal interface, which is connected to the 5-300V signal to be tested IN high , and the output is connected to the input of the step-down circuit 1.3, which is about to press the input high voltage pin (+HT) of the chip;

降压电路1.3将强电接入电路送来的5~300V待测信号INhigh,保持其输入信号的波形形状不变,通过等比例放大或缩小其幅值的电路,得到的信号,其范围在0~5V。由于INhigh电压幅值最高达±300V左右,因此我们需将所测试的线电压降成幅值在10V以内的弱电信号,需要注意的是我们所需测量的是波形,这就要求在变压的过程中,波形不能失真。而我们通常所用的变压器是对于50Hz周波所设计,不适用于我们的测试。因此,我们选用了瑞士LEM公司的最新技术——磁补偿原——LEM电流电压传感器模块。Step-down circuit 1.3 Connect the 5-300V signal to be tested IN high from the strong current to the circuit, keep the waveform shape of the input signal unchanged, and amplify or reduce its amplitude in proportion to the circuit to obtain the signal, the range of which is At 0~5V. Since the amplitude of the IN high voltage is up to about ±300V, we need to reduce the tested line voltage to a weak current signal with an amplitude of less than 10V. It should be noted that what we need to measure is the waveform, which requires During the process, the waveform must not be distorted. The transformer we usually use is designed for 50Hz cycle, which is not suitable for our test. Therefore, we have selected the latest technology of the Swiss LEM company - the original magnetic compensation - the LEM current and voltage sensor module.

LEM模块的电路连接,见附图3。For the circuit connection of the LEM module, see Figure 3.

其中+HT、-HT为强电输入端,+、-为电源,M为输出端Among them, +HT, -HT are strong current input terminals, +, - are power supply, M is output terminal

需测量PWM脉宽调制波电压最大峰值:通常情况下在±300VThe maximum peak value of the PWM pulse width modulation wave voltage needs to be measured: usually at ±300V

可用电源:±15V(±5%)Available power supply: ±15V (±5%)

降压比可使当幅值为300V的PWM脉宽调制波降压为幅值为6.25V的PWM脉宽调制波,也就是说,当采用LV28变压模块所得的变压比为300∶6.25即48∶1。被降压的信号,在CPU控制电路4计算过程中,通过乘以上述降压倍率的方式,得到强电待测信号电压的真实值。The step-down ratio can make the PWM pulse width modulation wave with an amplitude of 300V step down to a PWM pulse width modulated wave with an amplitude of 6.25V, that is to say, when the LV28 transformer module is used, the transformation ratio is 300:6.25 That is 48:1. During the calculation process of the CPU control circuit 4, the stepped-down signal is multiplied by the above step-down ratio to obtain the true value of the voltage of the strong current signal to be measured.

降压电路1.3输出INLEM接在稳压跟随电路1.4的输入上。The output IN LEM of the step-down circuit 1.3 is connected to the input of the voltage regulation follower circuit 1.4.

稳压跟随电路1.4将输入信号INlow、INLEM通过5V稳压电路,将电压限幅在0~5V之间,通过电压跟随进行阻抗匹配后输出信号INstd,分别接在TTL标准化电路1.5和峰值保持电路1.6的输入上。The voltage-stabilizing follower circuit 1.4 passes the input signal IN low and IN LEM through the 5V voltage stabilizing circuit, limits the voltage between 0 and 5V, and outputs the signal IN std after performing impedance matching through voltage following, which is respectively connected to the TTL standardization circuit 1.5 and on the input of the peak hold circuit 1.6.

TTL标准化电路1.5将输入信号INstd波形一级一级处理,即对测试系统中的模拟信号进行处理,直至成为测试系统的电压、频率测量电路能够接受的形式,见附图4。首先输入信号先经过一次稳压,目的在于防止输入信号过大烧毁后级电路,然后再将其进行电压追随,使前后级阻抗隔离,输出在送下一级处理的同时送到电压峰值保持电路。然后经过一个开环集成运算放大器,(其中正电位输入上的1M电阻和10K电阻是为了输入信号为TTL时,经过稳压后不存在负电位也能够被无穷放大为交流方波)。然后再经过滞回比较器,除去翻转抖动,稳压后即为TTL电平。最后再经过同相门(74LS07)使其变成标准的TTL信号INTTL。INTTL与频率测量电路2的输入端连接。The TTL standardization circuit 1.5 processes the input signal IN std waveform level by level, that is, processes the analog signal in the test system until it becomes a form acceptable to the voltage and frequency measurement circuit of the test system, see Figure 4. First, the input signal undergoes a voltage stabilization, the purpose is to prevent the input signal from being too large to burn the subsequent stage circuit, and then it is followed by voltage to isolate the impedance of the front and rear stages, and the output is sent to the voltage peak holding circuit while being sent to the next stage for processing. . Then through an open-loop integrated operational amplifier, (the 1M resistor and 10K resistor on the positive potential input are for when the input signal is TTL, after voltage stabilization, there is no negative potential and it can be infinitely amplified into an AC square wave). Then it goes through the hysteresis comparator to remove the flip jitter, and the voltage is stabilized to TTL level. Finally, through the non-inverting gate (74LS07), it becomes a standard TTL signal IN TTL . IN TTL is connected to the input terminal of the frequency measurement circuit 2 .

峰值保持电路1.6将输入信号INstd通入峰值保持电路1.6的输入端,峰值保持电路1.6的复位端与CPU控制电路4的控制总线相连接,具体电路图见附图5。峰值电压采样保持电路由一片采样保持器芯片LF398和一块电压比较器LM311构成。LF398的输出电压和输入电压通过LM311进行比较,当Vi>V0时,LM311输出高电平,送到LF398的逻辑控制端8脚,使LF398处于采样状态;当Vi达到峰值而下降时,Vi<V0,电压比较器LM311输出低电平,LF398的逻辑控制端置低电平,使LF398处于保持状态。由于LM311采用集电极开路输出,故需接上拉电阻。由过电压检测电路输出端送来的脉冲控制电路开关的导通,没有过电时采样电容放电,否则采样电路一直跟踪峰值的变化。The peak hold circuit 1.6 feeds the input signal IN std into the input terminal of the peak hold circuit 1.6, and the reset terminal of the peak hold circuit 1.6 is connected to the control bus of the CPU control circuit 4. See accompanying drawing 5 for the specific circuit diagram. The peak voltage sample-and-hold circuit is composed of a sample-and-hold chip LF398 and a voltage comparator LM311. The output voltage of LF398 is compared with the input voltage by LM311. When Vi>V0, LM311 outputs high level, which is sent to the logic control terminal 8 pin of LF398, so that LF398 is in the sampling state; when Vi reaches the peak value and falls, Vi< V0, the voltage comparator LM311 outputs a low level, and the logic control terminal of the LF398 is set to a low level, so that the LF398 is in a holding state. Since the LM311 uses an open-collector output, it needs to be connected with a pull-up resistor. The pulse sent from the output terminal of the overvoltage detection circuit controls the conduction of the circuit switch, and the sampling capacitor discharges when there is no overvoltage, otherwise the sampling circuit keeps tracking the change of the peak value.

即峰值保持电路经过复位后输出电压为零INpeak=0,INstd输入峰值保持电路后,比较INstd和INpeak:如果INstd>INpeak,则INpeak=INstd并且锁定INpeak电压值;如果INstd<INpeak,则INpeak输出电压值保持不变;得到INpeak=INstd峰值INpeak的模拟输出;峰值保持电路的输出INpeak接在A/D转换电路(3)的输入上。That is, the output voltage of the peak hold circuit is zero after reset IN peak = 0, after IN std is input to the peak hold circuit, compare IN std and IN peak : if IN std > IN peak , then IN peak = IN std and lock the IN peak voltage value ; If IN std < IN peak , then the IN peak output voltage value remains unchanged; obtain the analog output of IN peak = IN std peak value IN peak ; the output IN peak of the peak holding circuit is connected to the input of the A/D conversion circuit (3) superior.

频率测量电路2的输入与信号处理电路1TTL标准化电路1.5的输出INTTL相连接,作为待测频率信号的输入;测量结果输出OUTF(t)通过数据总线、地址总线和控制总线与CPU控制电路3连接。The input of the frequency measurement circuit 2 is connected with the output IN TTL of the signal processing circuit 1TTL standardization circuit 1.5, as the input of the frequency signal to be measured; the measurement result output OUT F (t) passes through the data bus, the address bus and the control bus and the CPU control circuit 3 connections.

低频测量原理:Low frequency measurement principle:

频率信号INTTL的测量采用了纯硬件实现的方法,四级快速74F161串联形成74F161计数器组,测量分辨率高达216。对于1KHz以下的低频信号和1KHz以上的中高频信号,采用了完全不同的方法:测量低频信号时,捕捉一个周期的长度,用标准的1MHz有源晶振作为串联计数芯片组CLK输入信号,也就是在输入待测信号一个周期内,测量通入74F161计数器组的1MHz高频信号的个数。The measurement of the frequency signal IN TTL adopts the method of pure hardware implementation, and four fast 74F161s are connected in series to form a 74F161 counter group, and the measurement resolution is as high as 2 16 . For low-frequency signals below 1KHz and medium-high frequency signals above 1KHz, a completely different method is adopted: when measuring low-frequency signals, capture the length of a cycle, and use a standard 1MHz active crystal oscillator as the serial counting chipset CLK input signal, that is Within one period of the input signal to be tested, measure the number of 1MHz high-frequency signals that are passed into the 74F161 counter group.

附图7为是低频测量电路设想的时序图:Accompanying drawing 7 is the timing diagram that is the low frequency measurement circuit assumption:

捕捉电路只有在触发脉冲来的时候,捕捉待测信号相邻的两个上升沿,在此期间输出高电平,使74F161计数器组通入1MHz高频信号,其它时间均保持低电平,除非再有触发电平输入,再捕捉待测信号相邻的两个上升沿……The capture circuit only captures two adjacent rising edges of the signal to be tested when the trigger pulse comes, and outputs a high level during this period, so that the 74F161 counter group passes through a 1MHz high-frequency signal, and keeps the low level at other times, unless Then there is a trigger level input, and then capture two adjacent rising edges of the signal to be tested...

巧用74F161,实现上述逻辑,见附图9。74F161始终输入CLK为信号源,当CLR低电平清零时,计数器次低位P1为0,计数器可以工作,于是信号源接下来的一个上升沿,将计数器低位P0由低变高,此时由于计数器次低位P1依然为0,所以计数器可以继续工作;于是信号源接下来的一个上升沿,将计数器低位P0由高变低,此时计数器次低位P1为1,计数器自锁,P0保持低,完成了信号源一个周期长度的捕捉,直到下一次CLR信号到来时才重复上述捕捉过程。Use 74F161 skillfully to realize the above logic, see Figure 9. 74F161 always inputs CLK as the signal source. When the CLR low level is cleared, the counter’s sub-low bit P1 is 0, and the counter can work, so the next rising edge of the signal source , change the low bit P0 of the counter from low to high. At this time, since the sub-low bit P1 of the counter is still 0, the counter can continue to work; so the next rising edge of the signal source changes the low bit P0 of the counter from high to low. At this time, the counter The low bit P1 is 1, the counter is self-locking, P0 remains low, and the capture of one cycle length of the signal source is completed, and the above capture process is not repeated until the next CLR signal arrives.

相对于1KHz以下的输入信号来讲,使用1MHz的高频信号进行测量具有很高的准确性和精度。假设在输入信号的一个周期内,经过计数器的已知频率信号的周期数为N,则待测低频信号的频率值为: f = 10 6 &mu;s 1 &mu;s &times; N . Compared with the input signal below 1KHz, the measurement with high frequency signal of 1MHz has high accuracy and precision. Assuming that within one cycle of the input signal, the number of cycles of the known frequency signal passing through the counter is N, the frequency value of the low-frequency signal to be tested is: f = 10 6 &mu;s 1 &mu;s &times; N .

附图10为74F161组及其与数据总线连接的电路图,计数单元有4颗74F161快速计数器串接构成,每颗74F161可以计4位,因此可实现共16位计数,低8位和高8位分别接一颗75LS245与数据总线相连,每颗74LS245都有自己独立的片选地址,从而实现与CPU数据交换。Attached Figure 10 is a circuit diagram of 74F161 group and its connection with the data bus. The counting unit consists of four 74F161 fast counters connected in series. Each 74F161 can count 4 bits, so a total of 16 bits can be counted, 8 low bits and 8 high bits. One 75LS245 is respectively connected to the data bus, and each 74LS245 has its own independent chip selection address, so as to realize data exchange with the CPU.

高频测量原理:High-frequency measurement principle:

对于1KHz以上的中高频信号,采用了截然不同的测量方法——测量定时期间内信号源脉冲数:将四个快速计数器74F161按照后一片计数器的时钟CLK端连接前一片计数器的进位端TC的办法首尾相连,89C51单片机某一管脚产生一固定的定时信号(分为几挡),接在计数器74F161的使能端上,将高频信号接在第一个计数器的时钟端。将计数器的计数输出通过总线收发器74F245送到数据总线上传回单片机。这样,单片机定时信号在高电平期间,计数器会将计的高频信号脉冲数,汇总四个计数器的数据,就可以知道在定时信号高电平期间有多少高频信号周期经过计数器。For the medium and high frequency signals above 1KHz, a completely different measurement method is adopted - measuring the number of signal source pulses during the timing period: the method of connecting four fast counters 74F161 to the carry terminal TC of the previous counter according to the clock CLK terminal of the latter counter Connected end to end, a pin of 89C51 MCU generates a fixed timing signal (divided into several gears), which is connected to the enable terminal of the counter 74F161, and the high frequency signal is connected to the clock terminal of the first counter. The counting output of the counter is sent to the data bus through the bus transceiver 74F245 and uploaded back to the microcontroller. In this way, during the high-level period of the timing signal of the single-chip microcomputer, the counter will count the number of high-frequency signal pulses, and summarize the data of the four counters, so that it can be known how many high-frequency signal cycles pass through the counter during the high-level period of the timing signal.

图8是高频测量电路的时序图:Figure 8 is a timing diagram of the high-frequency measurement circuit:

假设定时脉冲的周期为T,在脉冲高电平期间通过计数器的高频信号周期数为N,则可以得到高频信号的频率为: f 10 6 &mu;s = N T f = 10 6 &times; N T ( Hz ) Assuming that the period of the timing pulse is T, and the number of cycles of the high-frequency signal passing through the counter during the high level of the pulse is N, the frequency of the high-frequency signal can be obtained as: f 10 6 &mu;s = N T f = 10 6 &times; N T ( Hz )

由于电路工作的频带仅仅由参与计数的四个计数器的工作频率决定,而与单片机和总线缓冲器无关,因此只要选择频带宽的计数器,就完全可以实现高频信号的计数。我们选用的74F161的标称工作频率为143MHz,所以理论上来说我们的电路对高频信号的测量可以达到百兆以上,但是由于实验条件的限制,我们的测量值只能达到50MHz的频率(信号源产生的上限频率仅有15MHz,我们用50MHz有源晶振来充当信号源),在这个频率以下的高频信号测量完全正常。下表给出了测量不同频率时,定时器的最佳定时长度:Since the operating frequency band of the circuit is only determined by the operating frequency of the four counters participating in the counting, it has nothing to do with the microcontroller and the bus buffer, so as long as the counter with a wide frequency band is selected, the counting of high-frequency signals can be fully realized. The nominal operating frequency of the 74F161 we selected is 143MHz, so theoretically our circuit can measure high-frequency signals above 100M, but due to the limitation of experimental conditions, our measured value can only reach a frequency of 50MHz (signal The upper limit frequency generated by the source is only 15MHz, and we use a 50MHz active crystal oscillator as the signal source), and the measurement of high-frequency signals below this frequency is completely normal. The following table shows the optimal timing length of the timer when measuring different frequencies:

  频率范围 Frequency Range   定时长度Timing length   单片机定时器初值MCU timer initial value   此频段计数器峰值The peak value of this band counter   10K-1MHz10K-1MHz   50ms50ms   3CB0H3CB0H   50000<6553550000<65535   1MHz-10MHz1MHz-10MHz   5ms5ms   0EC78H0EC78H   50000<6553550000<65535

  10MHz-100MHz10MHz-100MHz   0.5ms0.5ms   0FE0CH0FE0CH   50000<6553550000<65535

高频/低频测量复用电路:High frequency/low frequency measurement multiplexing circuit:

为了能够使频率测量更加准确,频带更宽,对高、低频段的输入信号采取了不同的测量办法,并且在两种办法所能够测量的频率范围之间设定了重叠区域,以保证系统的完整性,不使频率测量出现断档区域。In order to make the frequency measurement more accurate and the frequency band wider, different measurement methods are adopted for the input signals of the high and low frequency bands, and an overlapping area is set between the frequency ranges that can be measured by the two methods to ensure the system Integrity, so that there is no gap area in the frequency measurement.

对于高频信号测量电路和低频信号测量电路来讲,串联的计数器组是相同的,所不同的只是两种方案中计数器所接的时钟信号和使能信号不同。高频测量时时钟信号为输入待测信号,而低频测量时为已知频率晶振的输出波形;高频测量时使能信号为单片机定时脉冲,低频测量时为输入信号经过波形变换和频率变换后的波形。For the high-frequency signal measurement circuit and the low-frequency signal measurement circuit, the counter groups connected in series are the same, and the only difference is that the clock signal and the enable signal connected to the counters in the two schemes are different. During high-frequency measurement, the clock signal is the input signal to be tested, while during low-frequency measurement, it is the output waveform of a known frequency crystal oscillator; during high-frequency measurement, the enable signal is the timing pulse of the single-chip microcomputer, and during low-frequency measurement, it is the input signal after waveform conversion and frequency conversion. waveform.

为保证信号通路切换不影响信号质量,不选用模拟开关(例如CD4051),而使用两个继电器,第一个继电器的常开、常闭端分别接高频输入信号INTTL和晶振的输出管脚INcry,公共的输出端接在计数芯片组的计数输入端,由一位数字信号的高低控制磁片吸合端,从而实现两路信号的切换;另一个继电器的常开、常闭端分别接产生定时脉冲的单片机管脚INtimer和低频输入INTTL信号经过信号处理后的波形,公共的输出接到四个计数芯片的使能端。由相同的一位数字信号控制其切换。这样通过数字信号的控制(该控制信号可以来自单片机的某个管脚),就可以实现频率测量中高频通道和低频通道的切换,并且大幅度节约了设计成本。经过我们的实践,它具有良好的稳定性。但要注意继电器可靠吸合磁片需要足够吸合电流(用74LS07加小电阻上拉实现),同时还要保证吸合时间(程序中用延时保证),图11是频率通道的电路图。In order to ensure that the signal path switching does not affect the signal quality, instead of using an analog switch (such as CD4051), two relays are used. The normally open and normally closed ends of the first relay are respectively connected to the high-frequency input signal IN TTL and the output pin of the crystal oscillator. IN cry , the common output terminal is connected to the counting input terminal of the counting chipset, and the level of a digital signal controls the magnet pull-in terminal, so as to realize the switching of two signals; the normally open and normally closed terminals of the other relay are respectively Connect to the microcontroller pin IN timer that generates the timing pulse and the waveform of the low-frequency input IN TTL signal after signal processing, and the common output is connected to the enable terminals of the four counting chips. Its switching is controlled by the same one-bit digital signal. In this way, through digital signal control (the control signal can come from a certain pin of the single-chip microcomputer), the switching between the high-frequency channel and the low-frequency channel in the frequency measurement can be realized, and the design cost is greatly saved. After our practice, it has good stability. However, it should be noted that the reliable pull-in magnetic sheet of the relay needs enough pull-in current (use 74LS07 to add a small resistor to pull it up), and at the same time ensure the pull-in time (guaranteed with a delay in the program). Figure 11 is the circuit diagram of the frequency channel.

A/D转换电路3的MAX153模拟信号输入管脚与信号处理电路1电压峰值电路1.6的LF398采样保持输出管脚相连接,作为待测电压信号的输入;测量结果OUTU(t)输出通过数据总线、地址总线和控制总线与CPU控制电路3连接。The MAX153 analog signal input pin of the A/D conversion circuit 3 is connected with the LF398 sampling and holding output pin of the voltage peak circuit 1.6 of the signal processing circuit 1, as the input of the voltage signal to be measured; the measurement result OUT U (t) is output through the data The bus, address bus and control bus are connected to the CPU control circuit 3 .

由于使用AT89C51单片机进行控制,使用12M的晶振,则单片机每条指令用1μs,因此可以采用读-写模式(MODE=1),利用WR信号启动转换,RD信号读取转换结果。两条指令间隔1μs,满足控制要求。Since the AT89C51 single-chip microcomputer is used for control and the 12M crystal oscillator is used, each instruction of the single-chip microcomputer takes 1μs, so the read-write mode (MODE=1) can be used, the conversion is started by the WR signal, and the conversion result is read by the RD signal. The interval between two instructions is 1μs, which meets the control requirements.

选用Maxim公司的高速A/D MAX153芯片。将LEM模块的输出电阻RM200Ω,用两个精密电阻100Ω代替,形成分压。因此需选用电阻来保证器准确分压。电路图参见附图6。Select the high-speed A/D MAX153 chip of Maxim Company for use. Replace the output resistance RM200Ω of the LEM module with two precision resistors 100Ω to form a voltage divider. Therefore, resistors need to be selected to ensure accurate voltage division of the device. Refer to accompanying drawing 6 for the circuit diagram.

CPU控制电路4的作用是控制所有电路的工作,数据的处理、移动和存储;CPU外部总线由数据总线和地址总线构成;通过数据总线、地址总线和控制总线实现控制其它各电路工作。Flash和RAM通过数据总线和地址总线与CPU相连,扩展程序、地址空间。The function of the CPU control circuit 4 is to control the work of all circuits, data processing, movement and storage; the CPU external bus is composed of a data bus and an address bus; through the data bus, address bus and control bus, the control of other circuits is realized. Flash and RAM are connected to CPU through data bus and address bus to expand program and address space.

在装置中CPU选用AT89C51单片机,地址分配方案为:采取了P0口接数据总线,专门用于芯片间数据的传输;P2口接地址总线,专门用于分配地址,这种接法大大化简了经典的P0口接74LS373通过ALE锁存的方式,电路稳定性提高,但寻址范围减小,但P2口所提供的地址范围已经充分满足了我们的需求;In the device, the CPU uses AT89C51 single-chip microcomputer, and the address allocation scheme is as follows: the P0 port is connected to the data bus, which is specially used for data transmission between chips; the P2 port is connected to the address bus, which is specially used to allocate addresses. This connection greatly simplifies The classic P0 port is connected to 74LS373 through ALE latch, the circuit stability is improved, but the addressing range is reduced, but the address range provided by P2 port has fully met our needs;

按照以下三个原则分配地址:Addresses are allocated according to the following three principles:

(1)用P2.7来选中CH371芯片,同时接74LS138的GA使能端:P2.7=0时CH371被选中,74LS138关闭(即CH371进行USB通讯,其他设备全都不被选中);而当P2.7=1时CH371闲置,74LS138便可以选中其他设备了;换言之,P2.7决定了测试系统只能在CH371和74LS138(即其它芯片)中选其一。这样的设计实现了USB通讯(上位机的命令)的优先级高于一切功能模块(下位机)的控制策略;(1) Use P2.7 to select the CH371 chip, and connect the GA enable terminal of 74LS138 at the same time: when P2.7=0, CH371 is selected, and 74LS138 is closed (that is, CH371 performs USB communication, and other devices are not selected); When P2.7=1, CH371 is idle, and 74LS138 can select other devices; in other words, P2.7 determines that the test system can only select one of CH371 and 74LS138 (ie other chips). This design realizes the control strategy that the priority of USB communication (the command of the upper computer) is higher than that of all functional modules (the lower computer);

(2)第1片74LS138的Y5~Y7作为与键盘显示芯片通讯的接口,通过LOAD、DIN、DCLK三条数据线的配合,实现键盘显示芯片与CPU的通讯;(2) Y5~Y7 of the first 74LS138 is used as the interface for communicating with the keyboard display chip, and through the cooperation of the three data lines LOAD, DIN, and DCLK, the communication between the keyboard display chip and the CPU is realized;

(3)P2口工作于两种方式,一种是常见的P2口配合RD、WR的读写操作;一种是利用P2口平时本身带锁存的输入输出口的特点,实现长时间选中一片芯片的操作方式。(3) The P2 port works in two ways, one is the common P2 port with RD, WR read and write operations; the other is to use the characteristics of the P2 port’s own input and output ports with latches to realize long-term selection How the chip operates.

地址分配如下表:The address allocation is as follows:

  地址 address  8000H8000H   8100-8105H8100-8105H   8200H8200H   8300H8300H   <8000H<8000H

  芯片chip   ADAD   预留reserved   频率模块高八位The high eight bits of the frequency module   频率模块低八位The lower eight bits of the frequency module   USB(CH371)USB(CH371)

译码电路接线,见附图2。See attached drawing 2 for decoding circuit wiring.

在测试系统中,P1口的8个管脚也派上了重要的用途,如下表所示:In the test system, the 8 pins of the P1 port are also used for important purposes, as shown in the following table:

Figure A20071011875200251
Figure A20071011875200251

键盘显示电路5中的键盘接口与4X4键盘连接,现实接口与现实装置通过现实数据线连接。其数据端、地址端和控制端分别接到线CPU控制电路4的数据总线、地址总线和控制总线上。The keyboard interface in the keyboard display circuit 5 is connected with the 4X4 keyboard, and the real interface is connected with the real device through the real data line. Its data terminal, address terminal and control terminal are connected to the data bus, address bus and control bus of the CPU control circuit 4 respectively.

选用CH451键盘显示驱动芯片,它是一个整合了数码管显示驱动和键盘扫描控制以及μP监控的多功能外围芯片。CH451内置RC振荡电路,可以动态驱动8位数码管或者64位LED,具有BCD译码、闪烁、移位等功能;同时还可以进行64键的键盘扫描;CH451通过可以级联的串行接口与单片机等交换数据;并且提供上电复位和看门狗等监控功能。图3-14为电路连接框图,单片机与CH451有3条位数据线和1条中断线连接:Choose CH451 keyboard display driver chip, which is a multifunctional peripheral chip that integrates digital tube display driver, keyboard scanning control and μP monitoring. CH451 has a built-in RC oscillator circuit, which can dynamically drive 8-digit digital tubes or 64-digit LEDs, and has functions such as BCD decoding, blinking, and shifting; at the same time, it can also perform 64-key keyboard scanning; CH451 can connect with SCM, etc. exchange data; and provide monitoring functions such as power-on reset and watchdog. Figure 3-14 is a block diagram of the circuit connection, there are 3 bit data lines and 1 interrupt line connecting the MCU and CH451:

CH451与键盘LED电器连接图如图12所示:The connection diagram between CH451 and keyboard LED electrical appliances is shown in Figure 12:

通讯电路6与计算机通过数据线连接,其发数据端、地址端和控制端分别接到线可编程CPU控制电路4的数据总线、地址总线和控制总线上,通讯电路的。The communication circuit 6 is connected with the computer through a data line, and its data sending end, address end and control end are respectively connected to the data bus, address bus and control bus of the programmable CPU control circuit 4, and the communication circuit.

USB通讯选用CH371智能USB通讯芯片。CH371是一个USB总线的通用接口芯片。在本地端,CH371具有8位数据总线和读、写、片选控制线以及中断输出,可以方便地挂接到单片机、DSP、MCU等控制器的系统总线上;在计算机系统中,CH371的配套软件提供了简洁易用的操作接口,与本地端的单片机通讯就如同读写硬盘中的文件。CH371屏蔽了USB通讯中的所有协议,在计算机应用层与本地端控制器之间提供端对端的连接。基于CH371,不需要了解任何USB协议或者固件程序甚至驱动程序,就可以实现USB通讯。单片机、CH371接口芯片、计算机之间的关系如图3-19。CH371与CPU之间的通过数据总线连接,通过地址译码选通,配合RD#、WR#向CH371读取、写入数据,CPU、CH371与USB总线的连接如图13所示。USB communication uses CH371 intelligent USB communication chip. CH371 is a general interface chip for USB bus. At the local end, CH371 has an 8-bit data bus, read, write, chip select control lines and interrupt output, and can be easily connected to the system bus of microcontrollers, DSP, MCU and other controllers; in computer systems, CH371 matching The software provides a simple and easy-to-use operation interface, and communicating with the local microcontroller is like reading and writing files in the hard disk. CH371 shields all protocols in USB communication, and provides end-to-end connection between the computer application layer and the local controller. Based on CH371, USB communication can be realized without knowing any USB protocol or firmware program or even driver program. The relationship among MCU, CH371 interface chip and computer is shown in Figure 3-19. The connection between CH371 and CPU is through the data bus, through the address decoding strobe, cooperate with RD#, WR# to read and write data to CH371, the connection between CPU, CH371 and USB bus is shown in Figure 13.

自检校正电路7数据端、地址端和控制端分别接到线可编程CPU控制电路4的数据总线、地址总线和控制总线上。AD7008产生的自检波形输出管脚与信号处理电路3弱电接入电路1.1输出接口连接,即直接连在稳压跟随运算放大器的输入管脚上。参见图14。The data terminal, address terminal and control terminal of the self-checking correction circuit 7 are respectively connected to the data bus, address bus and control bus of the programmable CPU control circuit 4 . The self-test waveform output pin generated by AD7008 is connected to the output interface of signal processing circuit 3 weak current access circuit 1.1, that is, it is directly connected to the input pin of the regulated follower operational amplifier. See Figure 14.

在设备自检中,往往需要频率、幅度都能由测试系统自动调节的信号源。采用直接数字合成芯片AD7008及外加D/A转换芯片AD7520构成的可控信号源,可生产正弦波、调频波、调幅波及方波等,并且其信号的频率和幅度可由微机来精确控制,调节非常方便。In equipment self-test, a signal source whose frequency and amplitude can be automatically adjusted by the test system is often required. The controllable signal source composed of direct digital synthesis chip AD7008 and additional D/A conversion chip AD7520 can produce sine wave, frequency modulation wave, amplitude modulation wave and square wave, etc., and the frequency and amplitude of the signal can be precisely controlled by a microcomputer, and the adjustment is very convenient.

电源电路8的作用是为各模块提供5V和±12V电源供电;电源电路8的输入与220V电源连接,通过整流、滤波、限幅、稳压和过载保护电路,得到标准电压,通过电压总线,与其它7个部分连接。The function of the power supply circuit 8 is to provide 5V and ±12V power supply for each module; the input of the power supply circuit 8 is connected to the 220V power supply, and the standard voltage is obtained through the rectification, filtering, amplitude limiting, voltage stabilization and overload protection circuits, and through the voltage bus, Connect with the other 7 parts.

3.本实施例分析方法的实现:3. The realization of the analysis method of this embodiment:

1)数据采集:通过权利要求1中所述的系统采集时间序列电压、时间序列频率,具体采集方法如下,见附图17:1) Data collection: collect time-series voltage and time-series frequency by the system described in claim 1, the specific collection method is as follows, see accompanying drawing 17:

第1步:通过键盘显示电路(5)中的键盘设置采集时间间隔Tsample和对电压、频率的连续采集次数tsample,置当前采集次数tonce=1,将上述参数存入CPU控制电路(4)的RAM中,CPU控制电路(4)执行连续采集子程序;Step 1: set the acquisition time interval T sample and the continuous acquisition times t sample to voltage and frequency by the keyboard in the keyboard display circuit (5), put the current acquisition times t once =1, and store the above parameters into the CPU control circuit ( 4) in the RAM, the CPU control circuit (4) executes the continuous acquisition subroutine;

第2步:CPU控制电路(4)通过A/D转换电路(3)得到当前接入信号电压的采集值OUTV,乘以降压倍率得出当前电压的真实值U(tonce)存放在其RAM中;Step 2: The CPU control circuit (4) obtains the collected value OUT V of the current access signal voltage through the A/D conversion circuit (3), multiplies it by the step-down ratio to obtain the actual value U(t once ) of the current voltage and stores it in it in RAM;

第3步:CPU控制电路(4)通过频率测量电路(2)得到当前接入信号频率的采集值OUTF,计算得出当前电压的真实值F(tonce)存放在其RAM中;Step 3: the CPU control circuit (4) obtains the collected value OUT F of the current access signal frequency through the frequency measurement circuit (2), calculates the true value F(t once ) of the current voltage and stores it in its RAM;

第4步:当前采集次数tonce自增1,如果tonce≤tsample则重复执行步骤2,3,4;Step 4: The current collection times t once is incremented by 1, if t once ≤ t sample , repeat steps 2, 3, and 4;

第5步:采集完成;Step 5: The collection is complete;

于是产生了随时间序列电压值(U(t),t)和时间序列频率值(F(t),t),其中t是采样时间,t=1,2,…,tsample,tsample是正整数表示采样时间的终值,U(t)、F(t)分别表示t时刻的电压值和频率值;Then a time-series voltage value (U(t), t) and a time-series frequency value (F(t), t) are generated, where t is the sampling time, t=1, 2,..., t sample , t sample is positive The integer represents the final value of the sampling time, U(t) and F(t) respectively represent the voltage value and frequency value at time t;

2)数据预处理:2) Data preprocessing:

第1步:从CPU控制电路4的RAM中读出连续采集次数tsample,置当前计算次数tprc=6,计算比对结束次数tprcend=tsample-5,其中与U(tsample)和F(tsample)对比的电压值的个数为5;Step 1: read out the continuous acquisition times t sample from the RAM of the CPU control circuit 4, set the current calculation times t PRC =6, calculate the comparison end times t prcend =t sample -5, wherein it is related to U(t sample ) and The number of voltage values compared with F(t sample ) is 5;

对上步中采集到的(U(t),t)、(F(t),t)进行修正处理,即把明显偏离相邻数据的值删除,修正原则是:如果t时刻的电压值U(t)与之前或之后的5个时刻电压值平均值的差值的绝对值,大于t时刻之前或之后5个时刻电压值之间差值绝对值的平均值,需要修正,即Correct the (U(t), t) and (F(t), t) collected in the previous step, that is, delete the values that obviously deviate from the adjacent data. The correction principle is: if the voltage value U at time t The absolute value of the difference between (t) and the average value of voltage values at five moments before or after time t is greater than the average value of the absolute value of the difference between voltage values at five moments before or after time t, and needs to be corrected, that is

|| Uu (( tt )) -- &Sigma;&Sigma; ii == 11 55 Uu (( tt -- ii )) 55 || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 44 || Uu (( tt -- ii )) -- Uu (( tt -- ii -- 11 )) || 44 -- -- -- (( 11 ))

or

|| Uu (( tt )) -- &Sigma;&Sigma; ii == 11 55 Uu (( tt ++ ii )) 55 || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 44 || Uu (( tt ++ ii )) -- Uu (( tt ++ ii ++ 11 )) || 44 -- -- -- (( 22 ))

式(1)中,t-i表示时刻t之前i个时刻,则U(t-i)表示采样时刻t-i时的电压值,U(t)是t时刻的电压值,U(t-i-1)表示t-i-1时刻的电压值;α是界定强度,取值范围为0%~100%;In formula (1), t-i represents i time before time t, then U(t-i) represents the voltage value at sampling time t-i, U(t) is the voltage value at time t, and U(t-i-1) represents t-i-1 The voltage value at the moment; α is the defined intensity, and the value range is 0% to 100%;

式(2)中,U(t)是t时刻的电压值,则U(t+i)表示采样时刻t+i时的电压值,U(t+i+1)表示t+i+1时刻的电压值,α是界定强度,取值范围为0%~100%;In formula (2), U(t) is the voltage value at time t, then U(t+i) represents the voltage value at sampling time t+i, and U(t+i+1) represents time t+i+1 The voltage value of , α is the defined intensity, and the value range is 0% to 100%;

如果t时刻的电压值U(t)满足(1)式或(2)式,则修正为:If the voltage value U(t) at time t satisfies formula (1) or formula (2), the correction is:

U ( t ) = U ( t - 1 ) + U ( t + 1 ) 2 ; 其中,U(t-1)为t-1时刻的电压值,U(t+1)为t+1时刻的电压值; u ( t ) = u ( t - 1 ) + u ( t + 1 ) 2 ; Among them, U(t-1) is the voltage value at time t-1, and U(t+1) is the voltage value at time t+1;

频率值F(t)的修正原则与U(t)的修正原则相同:如果t时刻的频率值F(t)与之前或之后的n个时刻电压值平均值的差值的绝对值,大于t时刻之前或之后n个时刻电压值之间差值绝对值的平均值,需要修正,即The correction principle of the frequency value F(t) is the same as that of U(t): if the absolute value of the difference between the frequency value F(t) at time t and the average value of the voltage value at n moments before or after is greater than t The average value of the absolute value of the difference between the voltage values at n moments before or after the moment needs to be corrected, that is

|| Ff (( tt )) -- &Sigma;&Sigma; ii == 11 55 Ff (( tt -- ii )) 55 || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 44 || Ff (( tt -- ii )) -- Ff (( tt -- ii -- 11 )) || 44 -- -- -- (( 33 ))

or

|| Ff (( tt )) -- &Sigma;&Sigma; ii == 11 55 Ff (( tt ++ ii )) 55 || &times;&times; &alpha;&alpha; >> &Sigma;&Sigma; ii == 11 44 || Ff (( tt ++ ii )) -- Ff (( tt ++ ii ++ 11 )) || 44 -- -- -- (( 44 ))

式(3)中,t-i表示时刻t之前i个时刻,则F(t-i)表示采样时刻t-i时的电压值,F(t)是t时刻的电压值,F(t-i-1)表示t-i-1时刻的电压值;α是界定强度,取值范围为0%~100%;In formula (3), t-i represents the i time before time t, then F(t-i) represents the voltage value at sampling time t-i, F(t) is the voltage value at time t, and F(t-i-1) represents t-i-1 The voltage value at the moment; α is the defined intensity, and the value range is 0% to 100%;

式(2)中,F(t)是t时刻的电压值,则F(t+i)表示采样时刻t+i时的电压值,F(t+i+1)表示t+i+1时刻的电压值,α是界定强度,取值范围为0%~100%;In formula (2), F(t) is the voltage value at time t, then F(t+i) represents the voltage value at sampling time t+i, and F(t+i+1) represents time t+i+1 The voltage value of , α is the defined intensity, and the value range is 0% to 100%;

如果t时刻的电压值F(t)满足(3)式或(4)式,则修正为:If the voltage value F(t) at time t satisfies formula (3) or formula (4), the correction is:

F ( t ) = F ( t - 1 ) + F ( t + 1 ) 2 ; 其中,F(t-1)为t-1时刻的电压值,F(t+1)为t+1时刻的电压值; f ( t ) = f ( t - 1 ) + f ( t + 1 ) 2 ; Among them, F(t-1) is the voltage value at the time t-1, and F(t+1) is the voltage value at the time t+1;

第2步:前计算次数tprc自增1,如果tprc≤tprcend则重复执行步骤1;Step 2: The number of previous calculations t PRC is incremented by 1, and if t PRC ≤ t prcend , repeat step 1;

第3步:数据预处理完成;Step 3: Data preprocessing is completed;

3)三线分析法及特征值计算:3) Three-line analysis method and eigenvalue calculation:

第1步,压频曲线拟合:Step 1, voltage-frequency curve fitting:

1)应用最小二乘法将U-F曲线中的点拟合为一直线,并计算拟合参数a、b和压频特征值:压频曲线线性度αout、压频比Kout和压频基点V50Hz1) Apply the least squares method to fit the points in the UF curve into a straight line, and calculate the fitting parameters a, b and voltage-frequency characteristic values: voltage-frequency curve linearity α out , voltage-frequency ratio K out and voltage-frequency base point V 50Hz ;

为了表示方便,将U(t)记为ut,将F(t)记为ft,将tsample记为n,具体步骤如下:For convenience, U(t) is denoted as u t , F(t) is denoted as f t , and t sample is denoted as n. The specific steps are as follows:

设电压-频率直线函数为f=au+b,其中a、b是待定常数;Let the voltage-frequency linear function be f=au+b, where a and b are undetermined constants;

记εt=ft-(aut+b),它反映了用直线f=au+b来描述u=ut,f=ft时,计算值f与实际值ft产生的偏差;用来度量总偏差;Note ε t = f t -(au t + b), which reflects the deviation between the calculated value f and the actual value f t when the straight line f = au+b is used to describe u = u t and f = f t ; to measure the total deviation;

确定f=au+b中的常数a和b,使 F ( a , b ) = &Sigma; t = 1 n &epsiv; t 2 = &Sigma; t = 1 n ( f t - au t - b ) 2 为最小;Determine the constants a and b in f=au+b such that f ( a , b ) = &Sigma; t = 1 no &epsiv; t 2 = &Sigma; t = 1 no ( f t - au t - b ) 2 is the smallest;

由极值原理得 &PartialD; F &PartialD; a = &PartialD; F &PartialD; b = 0 , &PartialD; F &PartialD; a = - 2 &Sigma; t = 1 n u t ( f t - au t - b ) = 0 &PartialD; F &PartialD; b = - 2 &Sigma; t = 1 n ( f t - au t - b ) = 0 From the extreme value principle &PartialD; f &PartialD; a = &PartialD; f &PartialD; b = 0 , Right now &PartialD; f &PartialD; a = - 2 &Sigma; t = 1 no u t ( f t - au t - b ) = 0 &PartialD; f &PartialD; b = - 2 &Sigma; t = 1 no ( f t - au t - b ) = 0

解此联立方程得 a = n &Sigma; t = 1 n u t f t - &Sigma; t = 1 n u t &Sigma; t = 1 n f t n &Sigma; t = 1 n u t 2 - ( &Sigma; t = 1 n u t ) 2 b = 1 n &Sigma; t = 1 n f t - a n &Sigma; t = 1 n u t Solving this simultaneous equation gives a = no &Sigma; t = 1 no u t f t - &Sigma; t = 1 no u t &Sigma; t = 1 no f t no &Sigma; t = 1 no u t 2 - ( &Sigma; t = 1 no u t ) 2 b = 1 no &Sigma; t = 1 no f t - a no &Sigma; t = 1 no u t

第2步,电压、频率特征值计算:Step 2, calculation of voltage and frequency eigenvalues:

压频比Kout=a:压频比用来表示电压和频率值的线性关系;Voltage-frequency ratio K out = a: The voltage-frequency ratio is used to represent the linear relationship between voltage and frequency values;

压频曲线线性度 L out = &Sigma; t = 1 n &epsiv; t 2 : 压频曲线线性度用来衡量压频曲线上的点偏离拟合出来直线的程度;Linearity of voltage-frequency curve L out = &Sigma; t = 1 no &epsiv; t 2 : The linearity of the voltage-frequency curve is used to measure the degree to which the points on the voltage-frequency curve deviate from the fitted straight line;

压频基点V50Hz=50a+b:压频基点用来衡量工作频率50Hz时的工作电压;Voltage-frequency base point V 50Hz = 50a+b: The voltage-frequency base point is used to measure the working voltage when the working frequency is 50Hz;

第3步,绘制三条曲线:Step 3, draw three curves:

绘制电压时间即U-t曲线:将修正后的时间序列(U(t),t)每个时刻t与对应的电压值U(t)绘制到U-t坐标系中,得到的电压时间U-t曲线;Draw the voltage-time U-t curve: Draw the corrected time series (U(t), t) at each moment t and the corresponding voltage value U(t) into the U-t coordinate system to obtain the voltage-time U-t curve;

绘制频率时间F-t曲线:将修正后的时间序列(F(t),t)每个时刻t与对应的频率值F(t)绘制到F-t坐标系中,得到的频率时间F-t曲线;Draw the frequency-time F-t curve: Draw the corrected time series (F(t), t) at each moment t and the corresponding frequency value F(t) into the F-t coordinate system to obtain the frequency-time F-t curve;

绘制电压频率U-F曲线:将修正后的时间序列变量(U(t),t)和(F(t),t),构成三元组(U(t),F(t),t),把每个时刻t对应的U(t)、F(t)两个值作为一个点的(U,F)坐标,绘制到U-F坐标系中,得到U-F曲线;Draw the voltage-frequency U-F curve: the corrected time series variables (U(t), t) and (F(t), t) are formed into a triplet (U(t), F(t), t), and the The two values of U(t) and F(t) corresponding to each time t are used as the (U, F) coordinates of a point, and drawn into the U-F coordinate system to obtain the U-F curve;

第4步,性能指标分析:Step 4, performance index analysis:

根据项上述绘制的三条曲线,和三个特征值,工程师得出所测量的电压频率值是否满足工程实际项目指标的要求,以及满足程度。According to the three curves drawn above and the three eigenvalues, the engineer can obtain whether the measured voltage frequency value meets the requirements of the actual project index of the project, and the degree of satisfaction.

Claims (5)

1. the electric voltage frequency measuring and analysis system is characterized in that: mainly include signal processing circuit (1), frequency measurement circuit (2), A/D change-over circuit (3), cpu control circuit (4), keyboard-display circuit (5) and power circuit (8); Wherein:
Signal processing circuit 1 includes light current place in circuit (1.1), forceful electric power place in circuit (1.2), reduction voltage circuit (1.3), voltage stabilizing follow circuit (1.4), TTL normalization circuit (1.5), peak holding circuit (1.6);
The input end of light current place in circuit (1.1) is one and is used for and 0~5V measured signal IN LowThe analog signal interface that is connected, the output terminal of light current place in circuit (1.1) is connected with voltage stabilizing follow circuit 1.4;
The input end of forceful electric power place in circuit (1.2) is one and is used for and 5~300V measured signal IN HighThe analog signal interface that is connected, the output of forceful electric power place in circuit (1.2) are connected on reduction voltage circuit (1.3) and are connected; 5~300V measured signal IN that reduction voltage circuit (1.3) is sent the forceful electric power place in circuit here HighExport to voltage stabilizing follow circuit (1.4) after reducing to 0~5V light current measured signal according to the linear geometric ratio of step-down multiplying power;
The output signal IN of voltage stabilizing follow circuit (1.4) StdEnd is connected with peak holding circuit (1.6) with TTL normalization circuit (1.5) respectively; TTL normalization circuit (1.5) becomes ac square wave with the output signal of voltage follower circuit (1.4), removes shake by the hysteresis comparator circuit again, by having obtained the TTL frequency measured signal IN of standard behind the stabilivolt TTL, export to frequency measurement circuit (2); The maximal value that the output signal voltage of voltage follower circuit (1.6) appearred in peak holding circuit (1.6) is with the signal IN of dc constant voltage PeakExport to A/D change-over circuit (3);
The output terminal of frequency measurement circuit (2) is connected with cpu control circuit (4) by data bus, address bus and control bus, frequency measurement circuit (2) is measured the frequency values of TTL reference waveform, and the frequency values that records outputed to cpu control circuit (4) with the form of digital quantity, deliver to display circuit (5) simultaneously and show;
The input of A/D change-over circuit (3) is connected with the output terminal of signal processing circuit (1) voltage peak circuit (1.6), and output terminal is connected with cpu control circuit (4) with control bus by data bus, address bus; The magnitude of voltage that A/D change-over circuit (3) is exported voltage peak circuit (1.6) converts digital quantity to and outputs to cpu control circuit (4), delivers to display circuit (5) simultaneously and shows;
Cpu control circuit (4) is connected the frequency values that the receive frequency metering circuit records with the output terminal of frequency measurement circuit (2); Cpu control circuit (4) is connected with A/D change-over circuit (3), receives the magnitude of voltage of the digital quantity after changing; If forceful electric power signal, magnitude of voltage and the step-down multiplying power of cpu control circuit (4) after according to the step-down of reduction voltage circuit (1.3), calculate actual magnitude of voltage, and among the RAM of storage cpu control circuit (4), and the display part of delivering in the keyboard-display circuit (5) shows;
Keyboard-display circuit (5) is connected with cpu control circuit (4) by data bus, address bus and control bus, and the display part in the keyboard-display circuit (5) is used for the result of display frequency metering circuit (2) and the real-time conversion of A/D change-over circuit (3); Keyboard in the keyboard-display circuit (5) is connected with cpu control circuit (4) by the keyboard display control chip;
Power circuit (8) provides power supply for above each circuit.
2. according to the electric voltage frequency measuring and analysis system described in the claim 1, it is characterized in that: also be provided with the communicating circuit (6) that is used for upper machine communication, communicating circuit (6) is connected with cpu control circuit (4).
3. according to the electric voltage frequency measuring and analysis system described in the claim 1, it is characterized in that: also be provided with self calibration positive circuit (7), the data terminal of self calibration positive circuit (7), address end and control end are received respectively on data bus, address bus and the control bus of cpu control circuit (4), and self calibration positive circuit (7) output terminal is connected with signal processing circuit (3) light current place in circuit (1.1) interface; Cpu control circuit (4) formation voltage, frequency signal input to self calibration positive circuit (7) and produce the self check waveform by self calibration positive circuit (7), the self check waveform inputs to light current place in circuit (1.1), and cpu controller compares to judge self check voltage, the frequency of voltage, frequency measurement and its generation that light current place in circuit (1.1) collects whether system is normal.
4. according to the electric voltage frequency measuring and analysis system described in the claim 1, it is characterized in that: described frequency measurement circuit (2) comprises that the counter group of the series connection of two relays, 4 74F161 register formations, 1 74F161 register are as logic controller and 2 74LS245 bus transceivers, four each registers of counter have 4 outputs, 8 outputs of per two registers are connected in the input of bus transceiver 74LS245, and the output of bus transceiver 74LS245 is connected with cpu control circuit (4) by data bus, address bus and control bus;
Often the opening of first relay, the frequency that normal-closed end connects high frequency are respectively treated side signal IN TTLOutput pin IN with the known standard crystal oscillator Cry, public output terminal is connected on the counting input end of first counter in the counter chip group; Often the opening of second relay, the CPU pin IN that normal-closed end is practiced midwifery living timing pip respectively TimerTreat side signal IN with the frequency of low frequency TTLBe connected, the Enable Pin of four counting chips is received in public output, and often the opening of first relay and second relay, normally closed switching controls end link to each other with cpu control circuit (4) control bus and fetch two relay normally opens of control, normally closed switching;
CLK end as the 74F161 counter of logic controller meets low frequency signal IN all the time TTL, its CLR end links to each other by an anti-door with its 2nd counting output P1, the latching circuit that realization only allows the one-period waveform to pass through, and reset signal CLR links to each other for control end by control bus and CPU's.
5. utilize the described electric voltage frequency measuring and analysis system of claim 1, acquisition time sequence voltage, time series frequency and analytical approach thereof is characterized in that: mainly include data acquisition, data pre-service, three line analysises and the analysis of voltage-frequency eigenvalue calculation;
1) data acquisition: by system acquisition time series voltage, the time series frequency described in the claim 1, concrete acquisition method is as follows:
The 1st step: the acquisition time interval T is set by the keyboard in the keyboard-display circuit (5) SampleWith continuous acquisition number of times t to voltage, frequency Sample, put current times of collection t Once=1, above-mentioned parameter is deposited among the RAM of cpu control circuit (4), cpu control circuit (4) is carried out the continuous acquisition subroutine;
The 2nd step: cpu control circuit (4) obtains the collection value OUT of current access signal voltage by A/D change-over circuit (3) VLeave among the RAM of cpu controller;
The 3rd step: cpu control circuit (4) obtains the collection value OUT of current access signal frequency by frequency measurement circuit (2) FLeave among the RAM of cpu controller;
The 4th step: current times of collection t OnceFrom increasing 1, if t Once≤ t SampleThen repeated execution of steps 2,3, and 4;
The 5th step: gather and finish;
So produced the time series magnitude of voltage (U (t), t) and the time series frequency values (F (t), t), wherein t is the sampling time, t=1,2 ..., t Sample, t SampleBe positive integer, the final value in expression sampling time, U (t), F (t) represent t magnitude of voltage and frequency values constantly respectively;
2) data pre-service:
The 1st step: from the RAM of cpu control circuit (4), read continuous acquisition number of times t Sample, put current calculation times t Prc=n+1 calculates comparison and finishes number of times t Prcend=t Sample-n, wherein n is and U (t Sample) and F (t Sample) number of magnitude of voltage of contrast, the span of n is generally 3≤n≤10;
To (the U (t) that collected in the last step, t), (F (t), t) carry out correcting process, promptly the value deletion that obviously departs from adjacent data, the correction principle is: if t magnitude of voltage U (t) constantly with before or after the absolute value of difference of n moment magnitude of voltage mean value, greater than t constantly before or after n the mean value of absolute difference between the magnitude of voltage constantly, need correction, promptly
| U ( t ) - &Sigma; i = 1 n U ( t - i ) n | &times; &alpha; > &Sigma; i = 1 n - 1 | U ( t - i ) - U ( t - i - 1 ) | n - 1 - - - ( 1 )
Or
| U ( t ) - &Sigma; i = 1 n U ( t + i ) n | &times; &alpha; > &Sigma; i = 1 n - 1 | U ( t + i ) - U ( t + i + 1 ) | n - 1 - - - ( 2 )
In the formula (1), t-i represents constantly before the t i constantly, the magnitude of voltage during U (t-i) expression sampling instant t-i then, and U (t) is a t magnitude of voltage constantly, the magnitude of voltage in U (t-i-1) the expression t-i-1 moment; α defines intensity, and span is 0%~100%;
In the formula (2), U (t) is a t magnitude of voltage constantly, the magnitude of voltage when then U (t+i) represents sampling instant t+i, and U (t+i+1) expression t+i+1 magnitude of voltage constantly, α defines intensity, and span is 0%~100%;
If t magnitude of voltage U (t) constantly satisfies (1) formula or (2) formula, then be modified to:
U ( t ) = U ( t - 1 ) + U ( t + 1 ) 2 ; Wherein, U (t-1) is a t-1 magnitude of voltage constantly, and U (t+1) is a t+1 magnitude of voltage constantly;
The correction principle of frequency value F (t) is identical with the correction principle of U (t): if t frequency value F (t) constantly with before or after the absolute value of difference of n moment magnitude of voltage mean value, greater than t constantly before or after the mean value of absolute difference between n moment magnitude of voltage, need to revise, promptly
| F ( t ) - &Sigma; i = 1 n F ( t - i ) n | &times; &alpha; > &Sigma; i = 1 n - 1 | F ( t - i ) - F ( t - i - 1 ) | n - 1 - - - ( 3 )
Or
| F ( t ) - &Sigma; i = 1 n F ( t + i ) n | &times; &alpha; > &Sigma; i = 1 n - 1 | F ( t + i ) - F ( t + i + 1 ) | n - 1 - - - ( 4 )
In the formula (3), t-i represents constantly before the t i constantly, the magnitude of voltage during F (t-i) expression sampling instant t-i then, and F (t) is a t magnitude of voltage constantly, the magnitude of voltage in F (t-i-1) the expression t-i-1 moment; α defines intensity, and span is 0%~100%;
In the formula (2), F (t) is a t magnitude of voltage constantly, the magnitude of voltage when then F (t+i) represents sampling instant t+i, and F (t+i+1) expression t+i+1 magnitude of voltage constantly, α defines intensity, and span is 0%~100%;
If t magnitude of voltage F (t) constantly satisfies (3) formula or (4) formula, then be modified to:
F ( t ) = F ( t - 1 ) + F ( t + 1 ) 2 ; Wherein, F (t-1) is a t-1 magnitude of voltage constantly, and F (t+1) is a t+1 magnitude of voltage constantly;
The 2nd step: preceding calculation times t PrcFrom increasing 1, if t Prc≤ t PrcendThen repeated execution of steps 1;
The 3rd step: the data pre-service is finished;
3) three line analysis and eigenvalue calculation:
The 1st step, the voltage-frequency curve match:
1) uses least square method the point in the U-F curve is fitted to a straight line, and calculate fitting parameter a, b and voltage-frequency eigenwert: voltage-frequency curve linearity α Out, voltage-frequency compares K OutWith voltage-frequency basic point V 50Hz
In order to represent conveniently U (t) to be designated as u t, F (t) is designated as f t, with t SampleBe designated as n, concrete steps are as follows:
If the voltage-frequency linear function is f=au+b, wherein a, b are undetermined constants;
Note ε t=f t-(au t+ b), it has reflected with straight line f=au+b and has described u=u t, f=f tThe time, calculated value f and actual value f tThe deviation that produces; With Measure total departure;
Determine the constant among the f=au+b
Figure A2007101187520007C2
With
Figure A2007101187520007C3
Make F ( a , b ) = &Sigma; t = 1 n &epsiv; t 2 = &Sigma; t = 1 n ( f t - au t - b ) 2 Be minimum;
Get by extremum principle &PartialD; F &PartialD; a = &PartialD; F &PartialD; b = 0 , Promptly
&PartialD; F &PartialD; a = - 2 &Sigma; t = 1 n u t ( f t - au t - b ) = 0 &PartialD; F &PartialD; b = - 2 &Sigma; t = 1 n ( f t - au t - b ) = 0
Separating these simultaneous equations gets
a = n &Sigma; t = 1 n u t f t - &Sigma; t = 1 n u t &Sigma; t = 1 n f t n &Sigma; t = 1 n u t 2 - ( &Sigma; t = 1 n u t ) 2 b = 1 n &Sigma; t = 1 n f t - a n &Sigma; t = 1 n u t
In the 2nd step, voltage, frequecy characteristic value are calculated:
Voltage-frequency compares K Out=a: voltage-frequency is than the linear relationship that is used for representing voltage and frequency values;
The voltage-frequency curve linearity L out = &Sigma; t = 1 n &epsiv; t 2 : The voltage-frequency curve linearity is used for weighing point on the voltage-frequency curve and departs from the come out degree of straight line of match;
Voltage-frequency basic point V 50Hz=50a+b: the operating voltage when the voltage-frequency basic point is used for weighing frequency of operation 50Hz;
In the 3rd step, draw three curves:
Drawing voltage time is the U-t curve: with revised time series (U (t), t) each t and corresponding voltage value U (t) are plotted in the U-t coordinate system voltage time U-t curve that obtains constantly;
Draw frequency time F-t curve: with revised time series (F (t), t) each t and frequency value corresponding F (t) are plotted in the F-t coordinate system frequency time F-t curve that obtains constantly;
Draw electric voltage frequency U-F curve: with revised time series variable (U (t), t) and (F (t), t), the formation tlv triple (U (t), F (t), t), each constantly the U (t), two values of F (t) of t correspondence as the (U of a point, F) coordinate is plotted in the U-F coordinate system, obtains the U-F curve.
CN2007101187528A 2007-07-13 2007-07-13 Voltage frequency measurement analysis system and analysis method Expired - Fee Related CN101201365B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007101187528A CN101201365B (en) 2007-07-13 2007-07-13 Voltage frequency measurement analysis system and analysis method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007101187528A CN101201365B (en) 2007-07-13 2007-07-13 Voltage frequency measurement analysis system and analysis method

Publications (2)

Publication Number Publication Date
CN101201365A true CN101201365A (en) 2008-06-18
CN101201365B CN101201365B (en) 2010-06-02

Family

ID=39516631

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007101187528A Expired - Fee Related CN101201365B (en) 2007-07-13 2007-07-13 Voltage frequency measurement analysis system and analysis method

Country Status (1)

Country Link
CN (1) CN101201365B (en)

Cited By (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102353830A (en) * 2011-06-09 2012-02-15 河北工业大学 Peak voltage digital display meter
CN102928706A (en) * 2012-10-30 2013-02-13 河南科技大学 Alternating current acquisition device and data acquisition method thereof
CN103197692A (en) * 2013-04-12 2013-07-10 莱芜钢铁集团有限公司 Method, device and system for flow control
CN103645379A (en) * 2013-10-24 2014-03-19 重庆西南集成电路设计有限责任公司 TTL signal frequency hopping monitoring system and method
CN103713170A (en) * 2012-10-01 2014-04-09 特克特朗尼克公司 Rare anomaly triggering in a test and measurement instrument
CN103837170A (en) * 2012-11-28 2014-06-04 常州大学 Automatic frequency compensating circuit and method for frequency output type sensors
CN104391176A (en) * 2014-12-13 2015-03-04 华北电力大学 Software and hardware frequency measurement circuit compatible with electric power system signals
CN104914305A (en) * 2015-06-01 2015-09-16 三峡大学 High precision frequency estimation method based on least spuares
CN105628953A (en) * 2016-01-13 2016-06-01 中国航空动力机械研究所 Aero-engine dynamic test system, frequency-voltage transformation circuit and method
CN106019200A (en) * 2016-08-01 2016-10-12 中南大学 Coil sensor resonance parameter measurement method and device
CN106405231A (en) * 2016-08-31 2017-02-15 无锡小天鹅股份有限公司 Household electrical appliance and power source frequency detection method and apparatus therefor
CN106772595A (en) * 2016-12-05 2017-05-31 中国矿业大学 A kind of method that detonator time delay is eliminated in shock wave Velocity Inversion for colliery
CN107271771A (en) * 2017-06-28 2017-10-20 北京电子科技学院 Low-voltage network carrier signal detecting system
CN107800512A (en) * 2017-11-03 2018-03-13 英特格灵芯片(天津)有限公司 A kind of signal supervisory instrument and method
CN109030937A (en) * 2018-08-13 2018-12-18 珠海格力电器股份有限公司 Power frequency detection circuit, air conditioner and grid-connected system
CN109116077A (en) * 2018-07-09 2019-01-01 深圳市鼎阳科技有限公司 A kind of waveform mapping method, device and computer readable storage medium
CN109358232A (en) * 2018-10-25 2019-02-19 贵州大学 A method for measuring frequency response of high frequency current transformer
CN110568253A (en) * 2019-09-18 2019-12-13 杭州晨晓科技股份有限公司 Voltage monitoring system and method based on FPGA
CN111398844A (en) * 2020-03-10 2020-07-10 深圳供电局有限公司 Ripple peak sampling circuit and direct current system monitoring device
CN111722142A (en) * 2020-05-24 2020-09-29 苏州浪潮智能科技有限公司 A server power signal transmission quality detection device and method
CN111776916A (en) * 2020-07-28 2020-10-16 江门市蒙德电气股份有限公司 Method and device for detecting strand breakage of elevator traction steel belt
CN112305904A (en) * 2019-07-26 2021-02-02 中国石油天然气集团有限公司 Clock calibration method for acquisition equipment and acquisition equipment
CN112327029A (en) * 2020-11-11 2021-02-05 广州致远电子有限公司 Oscilloscope simulation channel device based on double impedance transformation network
CN113419110A (en) * 2021-06-21 2021-09-21 四川都睿感控科技有限公司 Frequency shift signal frequency detection system and method based on ZPW2000 track circuit
CN115684716A (en) * 2022-10-27 2023-02-03 广州文远知行科技有限公司 A trigger signal frequency detection method, device, system and storage medium

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8612904D0 (en) * 1986-05-28 1986-07-02 Marconi Instruments Ltd Electrical apparatus
CN2058249U (en) * 1989-12-16 1990-06-13 朱兴武 Single chip electric parameter measuring apparatus
JP3248663B2 (en) * 1995-06-16 2002-01-21 日本電信電話株式会社 Frequency measuring instrument
CN2229084Y (en) * 1995-06-22 1996-06-12 祝兴忠 Microcomputerized in-line measurement multipurpose digital meter
CN2556651Y (en) * 2002-01-24 2003-06-18 徐先 Automatic range digital AC/DC pincerlike multimeter
CN2684200Y (en) * 2003-12-24 2005-03-09 江阴长江斯菲尔电力仪表有限公司 Programmable digital display electrical measuring meter
CN100485405C (en) * 2004-09-29 2009-05-06 乐金电子(天津)电器有限公司 Circuit for detecting voltage and frequency of input power supply
CN201060228Y (en) * 2007-07-13 2008-05-14 北京工业大学 Voltage frequency measurement and analysis system

Cited By (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102353830A (en) * 2011-06-09 2012-02-15 河北工业大学 Peak voltage digital display meter
CN103713170A (en) * 2012-10-01 2014-04-09 特克特朗尼克公司 Rare anomaly triggering in a test and measurement instrument
CN103713170B (en) * 2012-10-01 2017-11-17 特克特朗尼克公司 Rare abnormal triggering in T & M instrument
CN102928706B (en) * 2012-10-30 2016-02-24 河南科技大学 A kind of interchange harvester and collecting method thereof
CN102928706A (en) * 2012-10-30 2013-02-13 河南科技大学 Alternating current acquisition device and data acquisition method thereof
CN103837170A (en) * 2012-11-28 2014-06-04 常州大学 Automatic frequency compensating circuit and method for frequency output type sensors
CN103837170B (en) * 2012-11-28 2016-08-10 常州大学 Frequency output type sensor automatic frequency compensation circuit and method
CN103197692A (en) * 2013-04-12 2013-07-10 莱芜钢铁集团有限公司 Method, device and system for flow control
CN103197692B (en) * 2013-04-12 2016-04-06 莱芜钢铁集团有限公司 A kind of flow control methods, Apparatus and system
CN103645379B (en) * 2013-10-24 2016-02-10 重庆西南集成电路设计有限责任公司 TTL signal frequency saltus step monitoring system and method
CN103645379A (en) * 2013-10-24 2014-03-19 重庆西南集成电路设计有限责任公司 TTL signal frequency hopping monitoring system and method
CN104391176A (en) * 2014-12-13 2015-03-04 华北电力大学 Software and hardware frequency measurement circuit compatible with electric power system signals
CN104914305B (en) * 2015-06-01 2017-09-22 三峡大学 A kind of high-precision frequency estimating methods based on least square method
CN104914305A (en) * 2015-06-01 2015-09-16 三峡大学 High precision frequency estimation method based on least spuares
CN105628953A (en) * 2016-01-13 2016-06-01 中国航空动力机械研究所 Aero-engine dynamic test system, frequency-voltage transformation circuit and method
CN105628953B (en) * 2016-01-13 2019-08-06 中国航空动力机械研究所 Aero-engine dynamic test system, frequency-voltage transformation circuit and method
CN106019200B (en) * 2016-08-01 2018-07-10 中南大学 A kind of measuring method and device of coil pickoff resonant parameter
CN106019200A (en) * 2016-08-01 2016-10-12 中南大学 Coil sensor resonance parameter measurement method and device
CN106405231A (en) * 2016-08-31 2017-02-15 无锡小天鹅股份有限公司 Household electrical appliance and power source frequency detection method and apparatus therefor
CN106772595A (en) * 2016-12-05 2017-05-31 中国矿业大学 A kind of method that detonator time delay is eliminated in shock wave Velocity Inversion for colliery
CN107271771A (en) * 2017-06-28 2017-10-20 北京电子科技学院 Low-voltage network carrier signal detecting system
CN107800512A (en) * 2017-11-03 2018-03-13 英特格灵芯片(天津)有限公司 A kind of signal supervisory instrument and method
CN109116077B (en) * 2018-07-09 2020-09-08 深圳市鼎阳科技股份有限公司 Waveform mapping method and device and computer readable storage medium
CN109116077A (en) * 2018-07-09 2019-01-01 深圳市鼎阳科技有限公司 A kind of waveform mapping method, device and computer readable storage medium
CN109030937A (en) * 2018-08-13 2018-12-18 珠海格力电器股份有限公司 Power frequency detection circuit, air conditioner and grid-connected system
CN109030937B (en) * 2018-08-13 2024-02-06 珠海格力电器股份有限公司 Power frequency detection circuit, air conditioner and grid-connected system
CN109358232A (en) * 2018-10-25 2019-02-19 贵州大学 A method for measuring frequency response of high frequency current transformer
CN112305904A (en) * 2019-07-26 2021-02-02 中国石油天然气集团有限公司 Clock calibration method for acquisition equipment and acquisition equipment
CN110568253B (en) * 2019-09-18 2021-11-02 杭州晨晓科技股份有限公司 Voltage monitoring system and method based on FPGA
CN110568253A (en) * 2019-09-18 2019-12-13 杭州晨晓科技股份有限公司 Voltage monitoring system and method based on FPGA
CN111398844A (en) * 2020-03-10 2020-07-10 深圳供电局有限公司 Ripple peak sampling circuit and direct current system monitoring device
CN111722142A (en) * 2020-05-24 2020-09-29 苏州浪潮智能科技有限公司 A server power signal transmission quality detection device and method
CN111722142B (en) * 2020-05-24 2022-05-10 苏州浪潮智能科技有限公司 A server power signal transmission quality detection device and method
CN111776916A (en) * 2020-07-28 2020-10-16 江门市蒙德电气股份有限公司 Method and device for detecting strand breakage of elevator traction steel belt
CN112327029A (en) * 2020-11-11 2021-02-05 广州致远电子有限公司 Oscilloscope simulation channel device based on double impedance transformation network
CN113419110A (en) * 2021-06-21 2021-09-21 四川都睿感控科技有限公司 Frequency shift signal frequency detection system and method based on ZPW2000 track circuit
CN115684716A (en) * 2022-10-27 2023-02-03 广州文远知行科技有限公司 A trigger signal frequency detection method, device, system and storage medium

Also Published As

Publication number Publication date
CN101201365B (en) 2010-06-02

Similar Documents

Publication Publication Date Title
CN101201365B (en) Voltage frequency measurement analysis system and analysis method
CN103743944B (en) A kind of real effective combined-voltage measuring method of automatic identification signal type
CN101149425B (en) An automatic system for debugging and calibrating electronic energy meters
CN201060228Y (en) Voltage frequency measurement and analysis system
CN204832381U (en) Energy repayment formula is charged intellectual detection system and is overhauld a system
CN108761239A (en) A kind of time domain and frequency domain combined tester
CN103439679A (en) Absolute time delay detection device and method of intelligent substation mutual inductor data collection system
CN108120919A (en) A kind of integrated circuit time parameter test circuit and method
CN206805286U (en) A kind of device of DCS system simulations amount signal acquisition browsing real-time data
CN205749675U (en) Harmonic detection test platform
CN109100159A (en) A kind of vehicle data monitoring and performance analysis system
CN202631630U (en) Novel intelligent electric energy meter based on spectrum correction of Blackman-Harris window
CN107240426B (en) A kind of device for the processing of nuclear power plant&#39;s reactor coolant pump revolving speed
CN205450247U (en) An electric energy meter calibration device
CN201892741U (en) Device for detecting electrical characteristics of smart meter security control module
CN205749669U (en) A kind of three-phase remote bill control intelligent electric energy meter
CN205157646U (en) Electric energy metering circuit based on voltage controlled oscillator
CN104678187A (en) Pulse signal test device and pulse signal test method based on DSP (digital signal processor) control
CN202710695U (en) Cable detector
CN1601910B (en) So H2 line-frequency synchronous reverse integration A/D converter
CN203788304U (en) Device for testing function of hardware interface
CN102279573A (en) Movable laboratory
CN108872692A (en) A kind of PWM wave duty cycle measurement method under the conditions of man-made noise
CN105866523A (en) Front-end voltage collection system with automatic triggering function and collection method
CN116008655A (en) Electric energy metering device for measuring bidirectional DC converter

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20100602

Termination date: 20100713