CN101110190A - Plasma display driving mechanism - Google Patents
Plasma display driving mechanism Download PDFInfo
- Publication number
- CN101110190A CN101110190A CN 200610086016 CN200610086016A CN101110190A CN 101110190 A CN101110190 A CN 101110190A CN 200610086016 CN200610086016 CN 200610086016 CN 200610086016 A CN200610086016 A CN 200610086016A CN 101110190 A CN101110190 A CN 101110190A
- Authority
- CN
- China
- Prior art keywords
- data
- mentioned
- clock signal
- plasma display
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
A plasma display drive device is provided, which comprises a storage device that stores the data transmitted to the data driving section for certain time. During transmitting signal to an adjustor and the data driving section, the time excluding the addressing period can be utilized, the data driving section can be processed/driven in floating and DC voltage can be applied in the processed data driving section to lower down the voltage for data driving. The drive device comprises a adjustor that converts signal into data, generate a clock signal synchronized with the data signal and connects to a transmitter for the high-speed serial transmission of data, a data drive section that receives data signal and clock signal, generates addressing pulse and connects to a receiver that receives serial transmission data, a transmission device that transmits the data transmitted serially by the adjustor and the clock signal to the data drive section. The data drive section divides the received clock signal into 2 parts or 4 parts. The serial high speed data is transmitted in different signal modes comprising LVDS and TMDS.
Description
Technical field
The present invention relates to a kind of plasma display, relate in particular to and utilize regulator and data-driven portion high-speed serial transmission data, improve the plasma display device driver that drives efficient comprehensively.
Background technology
In general, plasma display (Plasma Display Panel: be designated hereinafter simply as PDP) is made of the discharge cell of a unit the spaced walls that forms between front glass and the back side glass, in each discharge cell, be injected with neon (Ne), helium (He) reaches or neon helium (Ne+He) combination gas, and the inert gas that is mixed with small amount of xenon (Xe).When producing discharge under the effect of above-mentioned gas in HF voltage, will produce vacuum ultraviolet (Vacuum Ultravioletrays), thereby make the light-emitting phosphor that in spaced walls, forms, and image is shown.
This PDP compares with the cathode ray tube (CRT) of foundation prior art, because it is simple in structure, easy to make, has the characteristics of ultra-thinization and maximization, just is being subjected to user's generally favor as replacement display device.
Fig. 1 is the component drawings according to the drive unit of the plasma display of prior art.As shown in the figure, the drive unit of PDP can become above-mentioned data-switching the regulator 110 of synchronizing clock signals by being converted into data for the show image signal; And the data-driven portion 120 that receives above-mentioned data and clock addressing pulse that signal produces from above-mentioned regulator constitutes.
This regulator 110 will transmit with 5V (TTL standard) after will amplifying through the data of signal Processing and clock signal by line driver (Line driver).At this moment, data rate reaches 2 times of clock speed.Data bus (data bus) needs half of 96 bits, i.e. 48 bits.In data-driven portion, according to clock signal with d type flip flop (Flip-Flop) thus 121 to be unit carry out the data that timing detects to be needed to data.
In addition, the addressing pulse that produces in the middle of the data that are detected is added into addressing electrode and shows.
Below, with reference to Fig. 2 to Fig. 5 the PDP drive unit of foundation prior art is described in detail.Fig. 2 is the data transmission method component drawings according to the plasma display of prior art; As shown in the figure, existing data transmission method is applicable to transmission in parallel.Promptly on WVGA (852 * 480) resolution PDP, in general, data-driven portion 120 comes processing signals with 96 pins output (pinout)/6 bit inputs (bit in).So the transmission line that regulator 110 and data-driven portion are 120 needs 160 (852 * 3 (R, G, B)/96 pin * 6 bits).Here, the effect of data sorting portion is that unit resequences to the input data with the son field exactly.
Fig. 3 is the component drawings according to the data-driven portion of the plasma display of prior art; Fig. 4 is the drive pulse waveform figure according to the plasma display of prior art; As shown in the figure, each address period in the prior art, relevant data and clock signal are sent to data-driven portion 120 from regulator, data-driven portion utilize shift register (Shift Register) 122 with data or clock signal convert to meet the output of 96 pins after, by latch cicuit (Latch) 123 outputs.
Fig. 5 is the addressing pulse key diagram that is produced in the plasma display device driver according to prior art; As shown in the figure, the data or the clock signal of output from regulator 110 are by the addressing pulse of data-driven portion 120 generation Va voltages.Above-mentioned data-driven portion 120 possesses the switch Q2 of extra bottom voltage 0v switch Q1 and impressed voltage Va.At this moment, because the withstand voltage condition of above-mentioned switch Q1, Q2 is more than voltage Va, so will use the switch of high price.
So, there is following problem in the drive unit of existing P DP.
The first, the delay timing of data and clock (delay timing) mistake is for reaching the other additional operations of synchronous needs.And PDP is to large scale development recently, and the data transmission distance of regulator and data-driven portion is also extending gradually.Thus, will produce data degradation, the delay that can produce data and clock signal owing to transmission range is poor, thereby adjustment work is very loaded down with trivial details again.
The second, can produce electromagnetic interference (EMI) (Electro Magnetic Interference) problem with 5V (TTL standard) high speed transmission data or clock signal.In addition, when existing data-driven portion 120 produced high-voltage discharge in address period, because transmission is small-signal, so noise is little, the required address period of high image resolution was just short more, thereby is subjected to the restriction of time.
The 3rd, waste part, producing cost height.In regulator, need a large amount of line drivers 111 that are complementary with data volume.In order to abate the noise, need d type flip flop 121 in the data-driven portion.In addition, between above-mentioned regulator and data-driven portion interface is arranged, data quantity transmitted (datawidth) is big more, and the quantity of required transmission line is just many more.Also have, because the withstand voltage condition voltage of switch Q1, the Q2 of data-driven portion 120 is more than Va, thus must use the switch of high price, thereby the problem that just exists expense to increase.
Summary of the invention
The present invention proposes for addressing the above problem just, the object of the present invention is to provide a kind of drive unit of plasma display.Utilize this device to carry out the high-speed serial transmission to the data that are transmitted to regulator and data-driven portion and need not synchronously in the differential signal mode that the quick condition utilization comprises LVDS or TMDS, it is provided with and will sends the memory storage of the data storage certain hour of data-driven portion to, can utilize except the time to the address period of regulator and data-driven portion transmission data, and to the processing/driving of floating of data drive division, in the data-driven portion of floating after handling, use dc voltage to reduce data drive voltage, drive efficient thereby improve comprehensively.
To achieve these goals, drive unit at the plasma display of the generation driving pulse of show image signal comprises: have for showing that above-mentioned signal of video signal is data with conversion of signals, produce and above-mentioned data-signal clock signal synchronous, to the regulator of the transmitter of data high-speed serial transmission; Have and from above-mentioned regulator, receive above-mentioned data and clock signal, generation addressing pulse, the data-driven portion of the receiver of the data that receiving connects transmits; And will be from the data of above-mentioned regulator series connection transmission and clock signal transmitting device to the transmission of above-mentioned data-driven portion.Above-mentioned data-driven portion is divided into 2 parts or 4 parts with the clock signal that receives, and above-mentioned series high-speed data transfer mode is the differential signal mode that comprises LVDS and TMDS.
Above-mentioned data-driven portion is divided into 2 parts or 4 parts with the clock signal that receives, above-mentioned data transmission frequency is in 50MHz-200MHz, above-mentioned transmitting device uses optical fiber or photoelectrical coupler at least, and above-mentioned series high-speed data transfer mode is to comprise LVDS and TMDS differential signal mode.
As described above, the present invention is to handling in the mode of series connection from the signal of regulator transmission, reduce the transmission line number, utilization comprises the differential signal mode high speed transmission data of LVDS and TMDS, the receive clock signal is divided into 4 parts, still use existing data-driven portion, can carry out the signal transmission fast swimmingly.So, transmit leg is the tranmitting data register signal separately, and receiving side data and position indifference mutually can be stablized the reception data. compare with existing speed, because the speed of data transmission is brought up to original 2 times, shortens the effect of half so can reach the data transmission width.In addition, regulator and data-driven portion be to signal processings of floating of transmission, comprehensively raising driving efficient.Simultaneously, the data storage device of Gou Chenging can be handled transmission signals at any time in good time separately, and the signal that floats after handling is passed to data-driven portion.Data-driven portion output voltage utilization simultaneously is offset driving arbitrarily, owing to really floated keeping the interval censored data electrode, makes data electrode can bring up to more than the existing voltage.
Description of drawings
Fig. 1 is the component drawings according to the drive unit of prior art plasma display;
Fig. 2 is according to the component drawings of the data transmission method of prior art plasma display;
Fig. 3 is the component drawings according to the data-driven portion of prior art plasma display;
Fig. 4 is the drive pulse waveform figure according to the prior art plasma display;
Fig. 5 is according to the component drawings that produces addressing pulse in the drive unit of prior art plasma display;
Fig. 6 is the component drawings according to the drive unit of embodiments of the invention ionic medium display;
Fig. 7 is the component drawings according to the data transmission method of embodiments of the invention ionic medium display;
Fig. 8 and Fig. 9 are the simple component drawings according to the data-driven portion of embodiments of the invention ionic medium display;
Figure 10 is the drive pulse waveform figure according to embodiments of the invention ionic medium display;
Figure 11 is according to the component drawings that produces addressing pulse in the drive unit of embodiments of the invention ionic medium display;
Figure 12 is according in the embodiments of the invention, the oscillogram of driving pulse under the deformation state;
Figure 13 is according in the embodiments of the invention, the simple component drawings that drive unit is described.
The symbol description of major part in the accompanying drawing
110,510: regulator 111: line driver
112,512: data sorting portion 120,520: data-driven portion
121:D trigger 122,521: shift register
123: latch cicuit 130: transmission line
530: transmitting device 531: optical fiber
532: photoelectrical coupler 710,720: memory storage
Embodiment
Below with reference to accompanying drawings embodiments of the invention are elaborated.
Fig. 6 is the component drawings according to the drive unit of embodiments of the invention ionic medium display; As shown in the figure, addressing drive unit of the present invention is made of regulator 510, data-driven portion 520 and transmitting device 530.
Data-driven portion 520 comprises handling from the above-mentioned data and the clock signal of above-mentioned regulator transmission, produces addressing pulse, receives the receiver of the data of series connection transmission.Receiver is divided into 2 parts or 4 parts with the clock signal that receives.
The above-mentioned data that transmitting device 530 will be exported from above-mentioned regulator and clock signal series high-speed pass to above-mentioned data-driven portion.
In addition, according to embodiments of the invention, in transmitting device 530, above-mentioned data and clock signal are floated, and the ground connection level of the data that promptly are transmitted is variable.
In the embodiments of the invention,, will use at least one optical fiber (Optical Fiber) 531 or photoelectrical coupler (PhotoCoupler) 532 as transmitting device in order to make above-mentioned data and clock signal by the transmission of floating.
Optical fiber or photoelectrical coupler can be light signal with electrical signal conversion.So above-mentioned data and clock signal can be transmitted under the situation of not considering the horizontal quick condition of ground connection with the form of light signal.In addition, above-mentioned data and clock signal are floated with relative magnitude of voltage and are transmitted.Use a kind of in above-mentioned optical fiber, photoelectrical coupler or the differential signal mode, above-mentioned data and clock signal are floated, use each other also can walk abreast.
Here, the present invention utilizes differential signal (differential signaling) mode of LVDS (Low Voltage Differential Signaling) or TMDS (Transition Minimized Differential Singling), with quick condition high speed (more than the 100MHz) series connection transmission data.At this moment, the transmission frequency of above-mentioned data is preferably in the 50MHz-200MHz.
For this reason, regulator 510 has a transmitter 511, and data-driven portion 520 has a receiver 521.That is, transmission comprises the differential signal mode of LVDS/TMDS or transmits by optical fiber is unsteady at a high speed.The take over party utilizes PLL receive clock signal composition, with the data timing.In the conventional method, owing to, make transmission speed limited, and transmission speed can reach hundreds of MHz according to the present invention with the TTL transmission.
In an embodiment, under situation about transmitting connected the data of 100MHz by regulator, consider the speed of available data drive division 520, if the receive clock signal is divided into 4 parts, because data-driven portion 520 can handle the data of 25MHz as prior art, so still use the transmission of existing data-driven portion can become rapid and smooth and easy.
So, transmit leg just there is no need other tranmitting data register signal.The take over party, there is not phasic difference other between data and the clock signal, can receive stable data.Compare with existing speed, owing to can transmit 2 times data, so can save the data transmission width (datawidth) of half.
Above-mentioned LVDS is as the method by copper cash high-speed transfer numerical information, and the LV here promptly is the meaning of low-voltage.That is the 5v normal voltage that, replaces LVDS with 3.3v or 1.5v voltage.LVDS technology usage quantity electric wire still less, the highest series connection transmission speed can reach 1000Mbps (megabits per second).Low voltage signal vibration and the output of current system driver can produce very little noise, and power consumption is little, all is stable in nearly all frequency.In addition, in LVDS, use differential data transmission, can solve the problem that is subjected to (commonmode) noise effect of common pattern and electromagnetic interference (EMI) (electro magnetic interference) takes place.
In addition, TMDS is as Data Transport Protocol, and the transmitter of TMDS bind mode and receiver should be to be used for the integrated chip of figure signal.The purpose that TMDS connects is that the data-signal that will send among the PC is not transferred to (can use longer cable) at a distance with losing, and transmits the more signal of high band.
According to the present invention, more detailed to the drive unit of PDP in an embodiment description such as Fig. 7-Figure 13.
Fig. 7 is the component drawings according to the data transmission method of embodiments of the invention ionic medium display. as shown in the figure, in an embodiment of the present invention, data sorting portion 512 is the unit weight new sort with the data of input with the son field, with above-mentioned data and the transmission of clock train of signal connection, makes its rearrangement.
Here, the data transmission method of Fig. 3 is very difficult because WVGA resolution PDP needs 160 lines in reality so use optical fiber, photoelectrical coupler or differential signal to come forming circuit on each transmission line.So,, in the present invention, can realize series connection transmission data at regulator 510 and 520 in data-driven portion in order to reduce the data line number.So-called series connection transmission is exactly to distribute data-driven portion line more than 2 to carry out the meaning of data transmission on the transmission line of regulator.By the series connection transmission, can reduce transmission line.Optical fiber, photoelectrical coupler also can farthest reduce.
In addition, as above-mentioned shown in Figure 3, there are a lot of problems in existing data-driven portion's 120 address period transmission data and clock signal.Because series connection transmission of the present invention need overcome the method for time restriction than existing transmission mode in parallel little cause of data quantity transmitted in the identical time.So, in the embodiments of the invention,, introduced memory storage as following Fig. 8 and shown in Figure 9, can the time beyond address period carry out data transmission.
Fig. 8 and Fig. 9 are the summary component drawings according to the data-driven portion of embodiments of the invention ionic medium display.
Figure 10 is the drive pulse waveform figure according to embodiments of the invention ionic medium display.As shown in the figure, PDP drive unit of the present invention comprises the transmission memory storage of above-mentioned data of storage and clock signal to temporarily storing from the data and the clock signal of transmitting device 530 inputs in the data-driven portion 520.
Promptly shown in Figure 8, include memory storage 710 in data-driven portion inside 520.
Shown in Figure 9, under the memory formation situation of difficult of storage signal, also can form memory storage 720 in the outside of data-driven portion 520.At this moment, in the above-mentioned memory storage 710,720, the data of temporarily storing and clock signal can be transferred to above-mentioned data-driven portion 520 in the random time of needs.
So the phase of the memory storage 710,720 of shift register 521 front ends beyond addressing can be transmitted data.That is, rely on this memory storage 710,720 to pass to shift register 521 in the random time of needs with temporarily storing from the signal of regulator 510 outputs.In existing mode, the suitable data of transmission in each sweep time unit, the high-voltage discharge phase, because use variator, not only sound is little, and high image resolution needs to save sweep time more, so be subjected to the restriction of time.
Thus, because can be at address discharge outside the phase according to the present invention, for example comparatively stable reboot time or the end of all sons of discharge keeps the ground connection level phase to carry out data transmission at two electrodes, so can overcome the restriction of time, implements more stable operation.
Figure 11 is according to the component drawings that produces addressing pulse in the drive unit of embodiments of the invention ionic medium display.As shown in the figure, data and the clock signal from regulator 510 outputs passes through the addressing pulse that data-driven portion 520 produces voltage Va.At this moment, different with the available data drive division 120 of above-mentioned Fig. 5, on the switch Q3 of bottom, add the 1st voltage, on the feed end switch that produces address discharge voltage Va, add above-mentioned voltage Va and 2nd voltage different with above-mentioned the 1st voltage.Thus, switch Q3, Q4 drop to the 2nd voltage with withstand voltage condition, thereby improve withstand voltage properties.
According to the state after the embodiments of the invention distortion, after the data of floating and clock signal regulated,, can outside addressing electrode, add negative voltage-Va as Figure 12.
Figure 12 is according to the drive pulse waveform figure under the deformation state of the embodiment of the invention.As shown in the figure, under the situation that needs addressing electrode and stronger discharge, in the reboot time phase, will be outside above-mentioned the 1st voltage of bottom input addition negative voltage-Va.Be that phase output negative voltage-Va is being restarted in data-driven portion.So the design of driving pulse becomes simple and easy, drive leeway and increase.
Figure 13 is the component drawings that drive unit is carried out schematic illustration according to embodiments of the invention.As shown in the figure, the drive unit under above-mentioned comprehensive enforcement state is handled with series system the signal that spreads out of from regulator 510, can reduce transmission line quantity.The data storage device 710,720 of She Zhiing can be stored or handle in good time the signal of random time transmission separately.Signal from regulator output floated pass to data-driven portion 520 after the processing, simultaneously, the voltage utilization of data-driven portion is offset driving arbitrarily.Owing to really float keeping the interval censored data electrode, so data electrode can be brought up to more than the existing voltage.
By above-mentioned explanation, those skilled in the art can carry out various change and modification fully in the scope that does not depart from the technology of the present invention thought.
Therefore, technical scope of the present invention is not limited to the content of instructions, must determine its technical scope according to the claim scope.
Claims (9)
1. a plasma display device driver is characterized in that, comprising:
Having for the show image signal conversion of signals is data, and generation and data-signal clock signal synchronous, to the regulator of the transmitter of data high-speed serial transmission;
Have and from above-mentioned regulator, receive above-mentioned data and clock signal, generation addressing pulse, the data-driven portion of the receiver of the data that receiving connects transmits;
Data that above-mentioned regulator is spread out of and clock signal are to the connect transmitting device of transmission of above-mentioned data-driven portion.
2. plasma display device driver as claimed in claim 1 is characterized in that, above-mentioned data-driven portion is divided into 2 parts or 4 parts with the clock signal that receives.
3. plasma display device driver as claimed in claim 1 is characterized in that the data transmission frequency is in 50MHz-200MHz.
4. plasma display device driver as claimed in claim 1 is characterized in that, above-mentioned transmitting device uses optical fiber or photoelectrical coupler at least.
5. plasma display device driver as claimed in claim 1 is characterized in that, data that above-mentioned transmitting device will spread out of from above-mentioned regulator and clock signal float it and transmission with above-mentioned data-driven portion.
6. plasma display device driver as claimed in claim 1 is characterized in that, above-mentioned series high-speed data transfer mode is for comprising LVDS and TMDS differential signal mode.
7. plasma display device driver as claimed in claim 1 is characterized in that, the above-mentioned data and the clock signal of transmission is temporarily stored, or above-mentioned data and clock signal are passed to the memory storage of data-driven portion.
8. plasma display device driver as claimed in claim 1 is characterized in that, adds the 1st voltage on the switch of bottom, adds above-mentioned voltage Va and 2nd voltage different with above-mentioned the 1st voltage on the feed end switch that produces address discharge voltage Va.
9. plasma display device driver as claimed in claim 8 is characterized in that, above-mentioned the 1st voltage is in bipolarity or the cathodic voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610086016 CN101110190A (en) | 2006-07-20 | 2006-07-20 | Plasma display driving mechanism |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 200610086016 CN101110190A (en) | 2006-07-20 | 2006-07-20 | Plasma display driving mechanism |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN101110190A true CN101110190A (en) | 2008-01-23 |
Family
ID=39042246
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 200610086016 Pending CN101110190A (en) | 2006-07-20 | 2006-07-20 | Plasma display driving mechanism |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101110190A (en) |
-
2006
- 2006-07-20 CN CN 200610086016 patent/CN101110190A/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102214429B (en) | Display driving system using single level data transmission with embedded clock signal | |
| US9934715B2 (en) | Display, timing controller and column driver integrated circuit using clock embedded multi-level signaling | |
| CN102057417B (en) | Display driving system using transmission of single-level signal embedded with clock signal | |
| KR100661828B1 (en) | Display, timing controller and data driver for transmitting serialized multi-level data signal | |
| CN101345016B (en) | Flat panel display device and data processing method for video data | |
| KR100693863B1 (en) | Display driving circuit | |
| US8094147B2 (en) | Display device and method for transmitting clock signal during blank period | |
| US20100231787A1 (en) | Signal processing method and device | |
| CN101667385A (en) | Display | |
| KR100653158B1 (en) | Display, timing controller and column driver ic using clock embedded multi-level signaling | |
| CN101916543B (en) | Data communication method of LED display system | |
| KR100653159B1 (en) | Display, timing controller and column driver ic using clock embedded multi-level signaling | |
| EP4109233A1 (en) | Transceiver device and method of driving the same | |
| CN116939134B (en) | HDMI system based on MIPIDPHY output | |
| KR100605758B1 (en) | Apparatus for Driving Plasma Display Panel | |
| CN101110190A (en) | Plasma display driving mechanism | |
| US20050225507A1 (en) | Plasma display apparatus and method of driving thereof | |
| CN101364960B (en) | High-speed differential interface | |
| CN101221715B (en) | Display equipment and its data control circuit and driving method | |
| KR20060098635A (en) | Apparatus of transmiting input data in a plasma display panel | |
| KR20050051017A (en) | Plasma display panel using differential signal | |
| KR100726666B1 (en) | Apparatus for driving plasma display panel | |
| CN114268825A (en) | Separated display system | |
| Park et al. | 43.3: Distinguished Paper: An Advanced Intra‐Panel Interface (AiPi) with Clock Embedded Multi‐Level Point‐to‐Point Differential Signaling for Large‐Sized TFT‐LCD Applications | |
| KR20010063618A (en) | Data signal transmission circuit for diminishing emission of electromagnetic wave |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |