CN101106087A - Technique method for forming local metal silicide - Google Patents

Technique method for forming local metal silicide Download PDF

Info

Publication number
CN101106087A
CN101106087A CNA2006100288531A CN200610028853A CN101106087A CN 101106087 A CN101106087 A CN 101106087A CN A2006100288531 A CNA2006100288531 A CN A2006100288531A CN 200610028853 A CN200610028853 A CN 200610028853A CN 101106087 A CN101106087 A CN 101106087A
Authority
CN
China
Prior art keywords
coating
remove
metal silicide
photoresist
film layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2006100288531A
Other languages
Chinese (zh)
Inventor
张斌
章宇翔
岩垂史
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huahong Grace Semiconductor Manufacturing Corp
Original Assignee
Shanghai Hua Hong NEC Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Hua Hong NEC Electronics Co Ltd filed Critical Shanghai Hua Hong NEC Electronics Co Ltd
Priority to CNA2006100288531A priority Critical patent/CN101106087A/en
Publication of CN101106087A publication Critical patent/CN101106087A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

The invention discloses a technical method to form partial metal silicide, which includes the following steps: form structures such as shallow groove separation, poly-silicon grid, side wall, and source/drain electrode on a semiconductor silicon surface with the traditional technical method, and then deposit the silicon dioxide film layer, medium film layer, and photosensitive chemical; form photosensitive chemical pictures and remove medium film layer with the dry etching method; remove gel; remove the silicon dioxide film layer not protected by the medium film layer with the method wet corrosion; spatter metal layer and heat treatment; and remove residual metal and medium film with the wet method. Since the new technique slides over the step that the prior art has to deliver photosensitive chemical and pre-deposited silicon dioxide layer into the acid groove for wet corrosion after forming photosensitive chemical pictures, thus effectively avoiding the phenomena that some photosensitive chemicals under the prior art, particularly deep ultraviolet and below, are likely to generate peeling in acid groove, so as to enhance the precision and reliability of shifting photosensitive pictures.

Description

Be used to form the process of local metal silicide
Technical field
The present invention relates to a kind of process of semiconductor integrated circuit, relate in particular to a kind of process that is used to form local metal silicide.
Background technology
As shown in Figure 1; when at present existing technology is used to form local metal silicide; generally at silicon substrate on deposit one silicon dioxide layer 6; through a photoetching process with after forming required photoresist 5 figures; adopt dry etching to add the wet method corroding method and remove the silicon dioxide layer 6 that exposes to shift litho pattern; because existing technology is with the protective layer of photoresist 5 as corrosion in wet etching course; thereby may generating unit divide photoresist 5 especially deep ultraviolet (DUV) and following photoresist thereof photoresist stripping glue phenomenon (Peeling) 8 takes place in acid tank, thereby reduced the accuracy and the reliability of transfer litho pattern.
Summary of the invention
The technical problem to be solved in the present invention provides a kind of in forming local metal silicide figure process, avoids producing the new process of photoresist stripping glue, improves the accuracy and the reliability that shift litho pattern.
For solving the problems of the technologies described above, the invention provides a kind of process that is used to form local metal silicide, it comprises following steps: the semiconductor silicon chip surface adopt traditional process form shallow trench isolation from, polysilicon gate, after side wall and the source/structures such as drain electrode, the deposit silica coating, media coating, and photoresist applies; Form photoresist figure and dry etching and remove media coating; Remove photoresist; Wet etching is removed the silica coating without the media coating protection; Splash-proofing sputtering metal layer and heat treatment; Wet method is removed kish and deielectric-coating.
The present invention needs the silicon dioxide layer of photoresist and deposit is in advance entered the step preface that acid tank carries out wet etching behind the formation photoresist figure owing to having avoided in the existing technology, thereby effectively avoided existing technology lower part photoresist especially deep ultraviolet and following photoresist thereof in acid tank, be easy to generate the phenomenon of stripping glue, improved the accuracy and the reliability that shift litho pattern.
Description of drawings
Fig. 1 is process design sketch behind wet etching that prior art forms local metal silicide;
Fig. 2 is process design sketch behind wet etching that the present invention forms local metal silicide;
Fig. 3 is the flow chart that the present invention forms the process of local metal silicide;
Fig. 4-Fig. 9 is the flow chart that the present invention forms the process of local metal silicide.
Wherein, 1 be shallow trench isolation from; 2 is grid; 3 is side wall; 4 is source/drain electrode; 5 is photoresist; 6 is silicon dioxide layer; 7 is media coating; 8 are photoresist stripping glue phenomenon; 9 do not have stripping glue phenomenon for photoresist; 10 is metal level; 11 is local metal silicide.
Embodiment
The present invention is further detailed explanation below in conjunction with accompanying drawing.
The local metal silicide structure can reduce semiconductor device active area-place, source/drain region-grid produces the probability of electric leakage, having the function that prevents Electrostatic Discharge simultaneously. the present invention has newly proposed a kind of process that can be used for forming local metal silicide, it comprises (1): form shallow trench isolation from (STI) at the semiconductor silicon chip surface by traditional process, polysilicon gate (Gate), after side wall (Sidewall) and the source/drain electrode structures such as (S/D), elder generation's deposit one silicon dioxide layer (SiO2), deposit one and silicon dioxide have high wet etching and select the media coating of ratio (for example Poly/Si3N4/SiON etc.) again; (2). expose the zone that needs form metal silicide (Silicide) selectively by a photoetching process, utilize dry etching to remove the media coating that exposes; (3). after removing photoresist, utilize deielectric-coating and silicon dioxide to have the advantages that high wet etching is selected ratio, adopt wet etching to remove the silicon dioxide layer of protecting without media coating; (4). deposited metal, through promptly forming a local metal silicide structure behind Technology for Heating Processing and wet etching removal kish and the deielectric-coating.The present invention compares with the traditional handicraft that forms local metal silicide, avoided in the existing technology and needed the silicon dioxide layer of photoresist and deposit is in advance entered the step preface that acid tank carries out wet etching behind the formation photoresist figure, thereby effectively avoided existing technology lower part photoresist especially deep ultraviolet (DUV) and following photoresist thereof in acid tank, be easy to generate the phenomenon of stripping glue (Peeling), improved the accuracy and the reliability that shift litho pattern.
The present invention is a kind of new process that is used to form local metal silicide (Silicide), its concrete execution mode is to arrive shown in Figure 9 as Fig. 3: at first, as shown in Figure 4, at a surface of silicon deposit one silica coating 6, deposit one has high wet etching and selects the media coating 7 of ratio and apply photoresist 5 with it on silica coating 6; Secondly, as shown in Figure 5, utilize dry etching to remove the media coating 7 that after a photoetching, exposes; Once more, as shown in Figure 6, after removing photoresist; As shown in Figure 7, adopt the method for wet etching, utilize the media coating 7 and the high wet etching of silicon dioxide layer 6 to select the silicon dioxide layer 6 that exposes than removing, thereby form the required figure of local metal silicide; As shown in Figure 8, deposited metal 10 is removed kish layer 10 and media coating 7 back formation one local metal silicide structure 11 through Technology for Heating Processing and wet method as shown in Figure 9.

Claims (2)

1. a process that is used to form local metal silicide is characterized in that, comprises following steps:
A. adopt traditional process to form shallow trench isolation at the semiconductor silicon chip surface from, polysilicon gate, after side wall and the source/structures such as drain electrode, deposit silica coating, media coating, and photoresist coating;
B. form photoresist figure and dry etching and remove media coating;
C. remove photoresist;
D. wet etching is removed the silica coating without the media coating protection;
E. splash-proofing sputtering metal layer and heat treatment;
F. wet method is removed kish and deielectric-coating.
2. the new process that is used to form local metal silicide according to claim 1 is characterized in that: described media coating comprises polysilicon, silicon nitride, silicon oxynitride for having the rete that high wet etching is selected ratio with silicon dioxide.
CNA2006100288531A 2006-07-12 2006-07-12 Technique method for forming local metal silicide Pending CN101106087A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNA2006100288531A CN101106087A (en) 2006-07-12 2006-07-12 Technique method for forming local metal silicide

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNA2006100288531A CN101106087A (en) 2006-07-12 2006-07-12 Technique method for forming local metal silicide

Publications (1)

Publication Number Publication Date
CN101106087A true CN101106087A (en) 2008-01-16

Family

ID=38999906

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2006100288531A Pending CN101106087A (en) 2006-07-12 2006-07-12 Technique method for forming local metal silicide

Country Status (1)

Country Link
CN (1) CN101106087A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101599459B (en) * 2008-06-03 2010-12-22 中芯国际集成电路制造(北京)有限公司 Fabricating method of semiconductor device
CN102315100A (en) * 2011-09-28 2012-01-11 上海宏力半导体制造有限公司 Method for graphical film
CN102593054A (en) * 2011-01-13 2012-07-18 台湾积体电路制造股份有限公司 Semiconductor element and forming method of the same

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101599459B (en) * 2008-06-03 2010-12-22 中芯国际集成电路制造(北京)有限公司 Fabricating method of semiconductor device
CN102593054A (en) * 2011-01-13 2012-07-18 台湾积体电路制造股份有限公司 Semiconductor element and forming method of the same
CN102593054B (en) * 2011-01-13 2015-05-13 台湾积体电路制造股份有限公司 Semiconductor element and forming method of the same
CN102315100A (en) * 2011-09-28 2012-01-11 上海宏力半导体制造有限公司 Method for graphical film

Similar Documents

Publication Publication Date Title
CN101593691B (en) etching method of groove
CN102478763A (en) Photoetching method
CN101459119B (en) Method for forming contact hole
CN101676799B (en) Method for etching base material
CN102024691B (en) Grid structure forming method
KR20080022387A (en) Method of fabricating bit line of semiconductor memory device
CN101106087A (en) Technique method for forming local metal silicide
CN102243995A (en) Integration method of gate oxide with different thicknesses in high-voltage process
CN106229289A (en) A kind of forming method of pair of active area shallow trench
CN100565817C (en) A kind of method of improving deep plough groove etched oxide hard mask profile
CN102096326B (en) Double exposure method and etching method
JP2008198990A (en) Method of forming metal wiring in semiconductor device
US6607925B1 (en) Hard mask removal process including isolation dielectric refill
CN102087960B (en) Method for forming active area
CN101728314A (en) Novel metal etching method
CN101866845B (en) Method for forming grooves and double-embedding structures
JP2006156591A (en) Method for manufacturing semiconductor device
JP2006019496A (en) Method for defining minimum pitch in integrated circuit beyond photolithographic resolution
KR20090019133A (en) Method of forming a overlay vernier in semiconductor device
CN102270571B (en) The manufacture method of semiconductor device
US8940641B1 (en) Methods for fabricating integrated circuits with improved patterning schemes
CN103309151B (en) Method for processing photoresist, and method of manufacturing semiconductor device
KR100527573B1 (en) Method for forming a contact hole
KR100772699B1 (en) Method for forming semiconductor device
KR101178566B1 (en) Method for manufacturing a semiconductor device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication