CN101082896A - Control method and device between master-salve module - Google Patents
Control method and device between master-salve module Download PDFInfo
- Publication number
- CN101082896A CN101082896A CN 200710142896 CN200710142896A CN101082896A CN 101082896 A CN101082896 A CN 101082896A CN 200710142896 CN200710142896 CN 200710142896 CN 200710142896 A CN200710142896 A CN 200710142896A CN 101082896 A CN101082896 A CN 101082896A
- Authority
- CN
- China
- Prior art keywords
- module
- destination address
- address
- instruction
- console controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses a controlling method between main module and subordinate module, which comprises the following parts: host controller, main module, at least one subordinate module, wherein the main module connects host controller and subordinate module separately; the host controller sends control order to the subordinate module through main module. The controlling method comprises the following steps: setting corresponding relationship between control order and goal address; sending order through host controller to goal address corresponding to control order of subordinate module according to the relationship; transmitting the goal address of the order from main module to subordinate module through address line. The invention confers different order information for different address information based on address as control order, which transmits control order among modes through address line and reduces the control complexity among modules effectively.
Description
Technical field
The present invention relates to technical field of electronic equipment, particularly relate to a kind of control method and device of principal and subordinate's intermodule.
Background technology
Along with improving constantly of electronic equipment manufacturing technology, a large amount of electronic equipments all adopts the structure of main frame+interface card, so not only can on main frame, insert the distinct interface card to realize different functions, and can also find fault fast by changing interface card when breaking down in system, lift a simple example, if the image of a computing machine can't show, whether break down the video card that then can change this computing machine to detect if being the video card of this computing machine, thus the fast query guilty culprit.And the structure of main frame+interface card also helps the upgrading to system, and system only need change the upgrading that the corresponding interface card can be realized corresponding function, and need not change total system, has significantly reduced the maintenance cost of system.At present a large amount of communication facilitiess also adopts the structure of main frame+interface card, for example switch, router, safety equipment (fire wall) etc., so the management of main frame docking port card or communication also just seem extremely important.
The mode of the supervisory communications of main frame docking port card by universal serial bus or parallel bus manages or communicates by letter in the prior art, for example by IIC (Inter-Integrated Circuit bus, internal integrate circuit bus) bus, SPI (serial peripheral interface, Serial Peripheral Interface) universal serial bus such as bus, UART (UniversalAsynchronous Receiver/Transmitter, UART Universal Asynchronous Receiver Transmitter) serial ports is controlled and is communicated by letter.
As shown in Figure 1, the synoptic diagram that is connected by the IIC universal serial bus for main frame in the prior art and interface card, an IIC serial line interface is respectively arranged on main frame and interface card, and main frame and interface card carry out the transmission of data and control signaling by IIC serial line interface and the other side separately.When main frame and interface card only need two lines can finish control and communicate by letter, and being used for data transmission and CLK clock line by a DATA data line, to be used to indicate on the data line be active data.Main frame sends specific binary coding pulse signal by the CLK clock line, resolves the binary coding pulse signal that receives by interface card and obtains the order that main frame issues.For example bus signals is finished with an end signal by a commencing signal startup, and commencing signal is to send 1 to 0 conversion generation on high level and the DATA data line by keeping the CLK clock line.End signal is to send 0 to 1 conversion generation on high level and the DATA data line by reservation CLK clock line, and beginning and the essential appearance in pairs of end signal.Though the structure of spi bus and UART serial ports is incomplete same with iic bus, its principle is similar substantially.
Adopting the shortcoming of universal serial bus is to require the main control chip on main frame and the interface card to possess serial line interface simultaneously, therefore has certain limitation, can only select to have the interface card of serial line interface when interface card is changed and upgrade.If main frame and interface card do not possess corresponding serial line interface, then can use programmable logic device (PLD) to replace corresponding serial line interface, for example use CPLD (complex programmablelogical device, CPLD) simulates serial line interface, because a large amount of multipliers that CPLD generates need take the inner a large amount of macroelement of CPLD, therefore can take more logical resource, common CPLD is difficult to bear, if select for use the more FPGA of a number (Field ProgrammableGate Array, field programmable gate array) then can increase cost greatly.And send because the serial line interface steering order relies on the CLK clock line, so the sequential of serial line interface is very complicated, is difficult to programming.
As shown in Figure 2, the synoptic diagram for main frame in the prior art and interface card are connected by the two-way simultaneous bus respectively has a parallel interface on main frame and interface card, and main frame and interface card carry out the transmission of data and control signaling by parallel interface and the other side separately.。The two-way simultaneous bus is transmitted signal according to bit parallel, the two-way asynchronous system of byte serial, comprises address wire, control line and data line.Main frame makes the choosing of interface card effectively by control line, the destination address that sends data by address wire sends to interface card, because all need a line for each data of parallel interface, therefore can take more pin resource, for example 8 address just needs 8 address wires, will take 8 pins of connector between main frame and the interface card.And adopt the two-way simultaneous bus communication, communication protocol is very complicated, realizes that difficulty is higher.
Summary of the invention
The problem to be solved in the present invention provides a kind of control method and device of principal and subordinate's intermodule, adopts simple communication protocols, adopts the mode of unidirectional parallel bus, solves design complexity in the prior art, realizes the high problem of difficulty.
For achieving the above object, the embodiment of the invention proposes a kind of control method of principal and subordinate's intermodule on the one hand, comprise console controller, primary module and at least one is from module, described primary module links to each other from module with described with described console controller respectively, described console controller issues steering order to described from module by described primary module, may further comprise the steps: the corresponding relation that steering order and destination address are set; Described primary module receives the instruction that described console controller issues, and the destination address of described instruction is that described console controller is handed down to described steering order from module; Described primary module is handed down to the destination address of described instruction described from module by address wire.
Wherein, the described corresponding relation that steering order and destination address are set specifically comprises: according to described console controller is the corresponding relation that physical address that described primary module distributes is provided with steering order and destination address; At least preserve above-mentioned corresponding relation at described console controller with from module.
Wherein, according to described console controller is that the corresponding relation that physical address that described primary module distributes is provided with steering order and destination address further comprises: the high position according to described physical address is described from the module assignment address area, and is different from the different address area of module assignment; Destination address and corresponding corresponding relation from the module controls instruction in the described address area are set.
Wherein, described primary module is handed down to the destination address of instruction and describedly comprises further that from module the destination address that described primary module is resolved described instruction obtains from module I D by address wire; Described primary module is handed down to described destination address corresponding to module according to described from module I D by address wire.
Wherein, be handed down to the destination address of instruction described after module, further comprising the steps of by address wire at described primary module: describedly the destination address that described primary module sends is deciphered controlled instruction from module; Describedly operate according to described steering order from module.
Wherein, the described primary module destination address of resolving described instruction obtains specifically comprising from module I D: the high position that described primary module is resolved described destination address obtains described from module I D.
Wherein, described primary module and described be programmable logic device (PLD) from module.
On the other hand, the embodiment of the invention also provides a kind of main frame, comprise console controller, primary module and at least one is from module, described primary module links to each other from module with described with described console controller respectively, described console controller issues steering order to described from module by described primary module, described console controller is used for selecting describedly to send instructions under the corresponding destination address of the steering order of module with being handed down to according to described corresponding relation; Described primary module is used to receive the instruction that described console controller issues, and is handed down to the destination address of described instruction described from module by address wire; Describedly decipher according to the destination address that described primary module sends from module, controlled instruction, and carry out described steering order.
Wherein, at least described console controller and describedly include corresponding relation from module and preserve submodule, be used to preserve the corresponding relation of described steering order and described destination address, described corresponding relation is that the physical address setting that described primary module distributes obtains according to described console controller.
Wherein, described primary module comprises that destination address analyzing sub-module and destination address issue submodule, described destination address analyzing sub-module, and the destination address that is used to resolve the instruction that described console controller issues obtains from module I D; Described destination address issues submodule, is used for being handed down to described destination address corresponding to module by address wire according to what described destination address analyzing sub-module was resolved from module I D.
Wherein, decipher submodule and instruction implementation sub-module described comprising from module, and described decoding submodule is used for the destination address that described primary module sends is deciphered controlled instruction; Described instruction implementation sub-module is used for operating according to the described steering order that described decoding submodule obtains.
Wherein, described primary module and described be programmable logic device (PLD) from module.
The technical scheme of the embodiment of the invention has the following advantages, the embodiment of the invention is by giving different steering orders to different physical addresss, the address as steering order, so just can be by the address wire transfer control instruction between the module, need not complicated sequential control is set between principal and subordinate's module, effectively reduce the control complexity of intermodule.
Description of drawings
Fig. 1 is the synoptic diagram that main frame and interface card are connected by the IIC universal serial bus in the prior art;
Fig. 2 is the synoptic diagram that main frame and interface card are connected by the two-way simultaneous bus in the prior art;
Fig. 3 is an embodiment of the invention host structure chart;
Fig. 4 is the process flow diagram of control method of principal and subordinate's intermodule of the embodiment of the invention one.
Embodiment
The embodiment of the invention is promptly transmitted corresponding instruction information by the address wire between the module by giving different command informations to the address information of address wire transmission, reaches console controller by the purpose of primary module to controlling from module.The embodiment of the invention proposes the physical address of primary module is carried out piecemeal, and different block of address space is distributed to different modules, distributes to address informations different in the block of address space of module and mean different command informations concerning this module.Wherein, the physical address of primary module is distributed by console controller, and the module that only is assigned to physical address can communicate with console controller, and console controller can't be sent to instruction the module that does not have physical address.For example physical address 0X20010040-0X2001006F representative is at the command information from module a place interface card a, on behalf of down interface card a, physical address 0X20010041 go up the instruction of all SFP (Small Form-factorPluggables, small form factor pluggable) port; On behalf of down interface card a, physical address 0X20010044 go up the instruction of SFP port 3.
The control method of principal and subordinate's intermodule that the embodiment of the invention proposes not only can solve the control problem of main frame docking port card in the prior art, is not connected all can control by the method that the embodiment of the invention proposes from module on the console controller bus to any.Be transmitted to from module by primary module and the steering order that console controller is issued from the address wire of module, realize that console controller is to the control from module.
For the ease of the description of following examples of the present invention, the embodiment of the invention will to above-mentioned example expand and on this basis to after embodiment be described.Yet can not therefore think limitation for the embodiment of the invention, because distributing to the physical address of primary module for different console controllers also is inequality, also can be according to the quantity of the quantity of splicing interface card on the main frame and the instruction of docking port card control to console controller application physical address.Therefore any variation about physical address and steering order quantity all should be the embodiment of the invention and comprises scope and contain.
For the ease of the description of following embodiment, the invention process example assumes console controller is that the physical address that primary module distributes is 0X2,001 0000～0X2001 00FF, totally 256 address spaces.Can above-mentioned monoblock address space be divided into different zones according to the high position of physical address, the interface card that each areal distribution is corresponding different, concrete distribution condition can (supposing that this main frame is connected with 4 interface cards, if exist more interface card can require console controller to distribute more physical address) as shown in the table:
| Address space | Distribute explanation |
| 0X2001 0000～0X2001 003F | Primary module |
| 0X2001 0040～0X2001 006F | On the interface card 1 from module |
| 0X2001 0070～0X2001 009F | On the interface card 2 from module |
| 0X2001 00A0～0X2001 00CF | On the interface card 3 from module |
| 0X2001 00D0～0X2001 00FF | On the interface card 4 from module |
According to the block of address space of above-mentioned division the corresponding relation of physical address and steering order is set, all corresponding different steering order of each physical address, as shown in the table:
| Address space | Steering order | Remarks |
| 0X2001 0041 | All SFP ports on the Disable interface card 1 | |
| 0X2001 0042 | SFP port one on the Disable interface card 1 | |
| 0X2001 0043 | SFP port 2 on the Disable interface card 1 | |
| 0X2001 0044 | SFP port 3 on the Disable interface card 1 | |
| 0X2001 0045 | SFP port 4 on the Disable interface card 1 | |
| 0X2001 0046 | SFP state on the throne on the fetch interface card 1 | |
| 0X2001 0047 | SFP_TXFault on the fetch interface card 1 | |
| 0X2001 0048 | SFP_RXLOS on the fetch interface card 1 | |
| 0X2001 0049 | Fetch interface card 1 PCB information | |
| 0X2001 004A | Fetch interface card 1 id information | |
| 0X2001 004B | Fetch interface card 1 CPLD interrupt register content | |
| …… | …… |
Wherein above-mentioned elder generation is divided into different zones with above-mentioned monoblock address space according to the high position of physical address, pattern for the corresponding different interface card of each areal distribution, it is one of more excellent embodiment of the embodiment of the invention, just need not to divide block of address space under the situation of the interface card negligible amounts that main frame connects, the corresponding relation that directly defines physical address and steering order gets final product.Divide block of address space and be the instruction of distinguishing console controller easily for primary module and be handed down on which interface card from module, for example destination address is that the instruction of 70～9F all is handed down to interface card 2, primary module only needs to judge it is to be handed down to getting final product of which interface card according to the high position of destination address after the instruction of receiving console controller like this, is obtaining directly destination address being handed down to this from module on this interface card behind the ID of module.
Below in conjunction with drawings and Examples, the specific embodiment of the present invention is described in further detail:
As shown in Figure 3, be embodiment of the invention host structure chart, this main frame comprises console controller 11, primary module 22 and at least one is from module 33, wherein console controller 11 links to each other with primary module 22, primary module 22 with all link to each other from module 33, console controller 11 by primary module 22 to issuing steering order from module 33.For example primary module 22 is considered as the interface module on the main frame, is responsible for the steering order of console controller 11 is sent to from module 33; To be considered as interface module on the interface card from module 33, be responsible for receiving and carrying out the steering order of console controller, so all have on each interface card accordingly from module and be connected with primary module on the main frame.Wherein as shown in Figure 3, above-mentioned primary module 22 with adopt unidirectional parallel bus to be connected from module 33, be respectively control line, address wire and data line, control line is 1, only is used to send corresponding chip selection signal.Because primary module 22 mainly is to realize the control from module 33, therefore primary module 22 and also can adopt unidirectional mode from the data line between the module 33, if primary module 22 need be to from module 33 return datas then can pass through pci bus (PeripheralComponent Interconnect, external unit is interconnected) and realize.Wherein, primary module 22 and can be MCU (Micro Controller Unit from module 33, microcontroller), programmable logic device (PLD) etc. can be obtained the physical address of distribution and communicate the hardware cell of processing, but because MCU has oneself independently steering order, therefore more excellent embodiment is to select for use programmable logic device (PLD) as primary module 22 with from module 33, for example CPLD, FPGA etc.
Embodiment of the invention core concept is that primary module 22 is connected from module 33 by address wire control according to the steering order that console controller 11 issues, wherein there is multiple mode to finish 22 pairs of controls of primary module from module 33, for example console controller 11 issues common steering order and gives primary module 22, primary module 22 converts this steering order to corresponding physical address according to the corresponding relation of steering order and destination address again, and be handed down to from module 33 by address wire, finish described control from module 33.The present invention proposes preferred embodiment a kind of, console controller 11 converts steering order to the corresponding target address according to the corresponding relation of above-mentioned physical address and steering order, and send instructions for 22 times to primary module according to this destination address, the destination address that primary module will instruct after receiving this instruction is transmitted to from module 33 by address wire, receive behind the destination address that primary module 22 transmits by address wire also and can this destination address is converted to the control corresponding instruction and carry out from module 33, thereby realize 11 pairs of controls of console controller from module 33 according to above-mentioned corresponding relation.
At first the physical address that distributes for primary module 22 according to console controller 11 defines the corresponding relation of this physical address and steering order; Console controller 11 selects physical address corresponding to send instruction in hope to can preserve the above-mentioned corresponding relation of preserving the module 111 according to corresponding relation when module 33 is controlled, wherein the destination address of this instruction is represented the steering order that console controller 11 issues, and the instruction that console controller 11 issues to primary module 22 is not the emphasis of the embodiment of the invention, the particular content of this instruction and the embodiment of the invention are irrelevant, and for example the content of this instruction can be sky.For example console controller 11 is 0X2,001 0000～0X2001 00FF for the physical address that primary module distributes, totally 256 address spaces, then above-mentioned address space just can corresponding 256 steering orders, and console controller 11 can be controlled to primary module 22 with from module 33 according to above-mentioned steering order.For example, physical address 0X20010044 is defined as the instruction of closing SFP port 3 from the module 33 place interface cards 1; Physical address 0X200100D1 is defined as the instruction of all SFP ports on the down interface card 4.When console controller 11 need be closed on module 33 SFP port 3, can send instruction like this to physical address 0X200100D1, primary module 22 after receiving the instruction that console controller 11 sends, according to the destination address control of this instruction from module 33.Decipher by the destination address that address wire sends according to primary module 22 from module 33, controlled instruction, and carry out described steering order.For example receive that from module 33 primary module 22 by the 0X200100D1 that address wire sends, obtains the steering order of " instruction of all SFP ports on the down interface card 4 " after then deciphering, then should be from the steering order after the above-mentioned decoding of module 33 execution.
Wherein, preferably, when there is a plurality of interface card in main frame, receive the instruction of console controller 11 at primary module 22 after, this instruction that can resolve console controller 11 according to the destination address of this instruction be handed down on which interface card from module 33, promptly resolve ID from module; And this destination address is handed down to from module 33 by address wire.Certainly the above-mentioned Implementation Modes of the present invention is more excellent embodiment, can also finish by other form, for example the ID from module is carried in the instruction of issuing for primary module 22 by console controller 11, and primary module 22 is receiving that this instruction back issues destination address according to what this instruction was carried from module I D.Therefore this primary module 22 comprises that destination address analyzing sub-module 221, destination address issue submodule 222 and corresponding relation is preserved submodule 223, destination address analyzing sub-module 221 is used to resolve the destination address that console controller 11 sends instruction and obtains from module I D, and destination address analyzing sub-module 221 preserves the destination address preserved in the submodule 223 according to corresponding relation and the corresponding relation of steering order obtains from module I D; Destination address issues submodule 222, is used for being handed down to destination address corresponding to module by address wire according to what destination address analyzing sub-module 221 was resolved from module I D.Thereby the embodiment of the invention also proposes the high position of a kind of testing goal address to be obtained from the pattern of module I D, because when carrying out the region unit division, can be according to the high position division of physical address and the corresponding relation of interface card, for example 0X2001 0040-0X2001006F represents the steering order at interface card 1; 0X2001 0070-0X2001 009F represents the steering order at interface card 2.Therefore the primary module high position that only need detect the destination address that sends instructions under the console controller can obtain from module I D.
Wherein, comprise decoding submodule 331, instruction implementation sub-module 332 and corresponding relation preservation submodule 333 from module 33, decoding submodule 331 is used for the destination address that primary module 22 sends is deciphered, controlled instruction, decoding submodule 331 preserves the destination address of preservation in the submodule 333 according to corresponding relation and the corresponding relation of steering order obtains the steering order that console controller issues.Instruction implementation sub-module 332 is used for operating according to the steering order that decoding submodule 331 obtains.For example primary module 22 is 0X2,001 0046 by the address that address wire sends, then can preserve the controlled instruction of corresponding relation of preserving the submodule 333 from module 33 according to corresponding relation after receiving this address is the state on the throne that reads SFP, interface card 1 can carry out this operation from module, and the state on the throne of SFP fed back to primary module 22 by data line, be transmitted to console controller 11 by primary module 22 again.
Description by the foregoing description, the embodiment of the invention is by setting the corresponding relation of physical address and steering order as can be seen, principal and subordinate's module can be transmitted the control corresponding instruction by address wire, reach control purpose, thereby effectively reduced main frame and from the communication complexity between the interface card of module place from module.
As shown in Figure 4, process flow diagram for the control method of principal and subordinate's intermodule of the embodiment of the invention one, comprise console controller, primary module and at least one is from module, wherein primary module respectively with console controller with link to each other from module, console controller issues steering order to what be connected with this primary module from module by primary module, and what wherein be connected with primary module can be for a plurality of from module.Wherein, more excellent embodiment be select for use programmable logic device (PLD) as primary module from module, for example CPLD, FPGA etc.This embodiment may further comprise the steps:
Step S401, the corresponding relation of physical address and steering order is set, for different primary modules, console controller may distribute different physical addresss, therefore as embodiment preferred, the corresponding relation of physical address and steering order need be set, make the steering order that after receiving this destination address, can learn console controller from module by address wire.The embodiment of the invention just just need be provided with this corresponding relation after primary module is assigned to different physical addresss, and this corresponding relation only need be provided with successively, subsequent step can utilize this corresponding relation, there is no need all to be provided with before issuing steering order the corresponding relation of steering order and destination address at every turn.At least preserve above-mentioned corresponding relation at console controller with from module as preferred scheme, console controller is selected the following destination address that sends instructions according to this corresponding relation, deciphers obtaining the control corresponding instruction according to above-mentioned corresponding relation from module.Wherein primary module can not preserved above-mentioned corresponding relation, corresponding situation of primary module for example from module, this primary module is after the instruction of receiving console controller, the destination address of this instruction directly is transmitted to from module by address wire gets final product, need not this primary module and judge and which to be transmitted to from module.
The embodiment of the invention also proposes a kind of to the above-mentioned optimal way that the corresponding relation method of steering order and destination address is set, at first can earlier console controller be distributed to the high position of the physical address of primary module according to physical address, and be divided into different address areas according to number from module, each address area corresponding different from module, destination address and the corresponding corresponding relation that instructs from module controls in the address area is set.For example 0X2001 0040-0X2001 006F represents the steering order at interface card 1; 0X20010070-0X2001 009F represents the steering order at interface card 2.Primary module is after the instruction of receiving console controller like this, as long as can judge according to the high position of this instruction destination address which interface card is this steering order will be handed down to, confirm that primary module directly is transmitted to the address information of receiving from the interface card at module place by address wire and gets final product behind module I D as long as therefore read high-order address information.
Step S402, console controller be according to the corresponding relation of steering order and destination address, needs is handed down to from the steering order of module is converted to the corresponding target address, and send instruction to this destination address.Wherein this instruction is different from the steering order that console controller will send, and this instruction is not the emphasis of the embodiment of the invention, and the particular content of this instruction and the embodiment of the invention are irrelevant.The purpose of this instruction is to make primary module know the destination address of this instruction, and this destination address is that console controller really will be handed down to from module, and therefore the content of this instruction also can be sky.
Step S403, primary module receives the instruction that console controller issues, and resolves the destination address of this instruction.If the interface card that connects on this primary module is more, then primary module also need judge this destination address to be forwarded to which interface card from the module place after being resolved to destination address, and promptly this primary module also needs to resolve from module I D according to this destination address.The embodiment of the invention proposes a kind of mode of optimization, carries from the information of module I D by the high position of destination address, and primary module only need judge that the high position of destination address can obtain from the information of module I D like this.If certainly the physical address of primary module is not carried out area dividing, then primary module also can obtain from the information of module I D according to whole destination addresses.Aforesaid way is just at the more situation of the interface card that primary module connected, if this primary module only links to each other with an interface card from the module place, then this primary module need not be carried out above-mentioned steps, directly the destination address that is resolved to is transmitted to getting final product from module of interface card.Certainly console controller also can add in the instruction that issues to primary module from module I D, and primary module is resolved and obtained after the instruction of console controller accordingly behind module I D, and the destination address of this instruction is transmitted to getting final product from module of correspondence.
Step S404, primary module is according to the destination address that is resolved to being handed down to corresponding to module from module I D.Primary module is being resolved to behind module I D, the destination address that sends instructions under the console controller can be transmitted to from module, thereby finish console controller the steering order from module is issued.
Step S405 deciphers by the destination address that address wire sends primary module from module, obtains control instruction corresponding, and operates accordingly according to this steering order.For example the address from module is received by address wire of interface card 1 is 0X2,001 0048, illustrates that then console controller needs the SFP_RXLOS on the fetch interface card 1 that is operating as of this interface card 1 execution.After being resolved to this instruction, understand SFP_RXLOS on the fetch interface card 1 from module, and the result is fed back to primary module, send to console controller by primary module, thereby finish console controller operation from module place interface card.
Can be by the foregoing description by giving different command informations to different addresses, the address as steering order, so just can transfer control instruction between the module by address wire, effectively reduce the control complexity of intermodule, for the management of console controller docking port card provides a kind of simple effective method.
The above only is a preferred implementation of the present invention; should be pointed out that for those skilled in the art, under the prerequisite that does not break away from the principle of the invention; can also make some improvements and modifications, these improvements and modifications also should be considered as protection scope of the present invention.
Claims (12)
1, a kind of control method of principal and subordinate's intermodule, it is characterized in that, comprise console controller, primary module and at least one is from module, described primary module links to each other from module with described with described console controller respectively, described console controller issues steering order to described from module by described primary module, may further comprise the steps:
The corresponding relation of steering order and destination address is set;
Described console controller is selected describedly to send instructions under module controls is instructed corresponding destination address with being handed down to according to described corresponding relation;
Described primary module is handed down to the destination address of described instruction described from module by address wire.
2, the control method of principal and subordinate's intermodule according to claim 1 is characterized in that the described corresponding relation that steering order and destination address are set specifically comprises:
According to described console controller is the corresponding relation that physical address that described primary module distributes is provided with steering order and destination address;
At least at described console controller with describedly from module, preserve above-mentioned corresponding relation.
3, as the control method of principal and subordinate's intermodule as described in the claim 2, it is characterized in that, is that the corresponding relation that physical address that described primary module distributes is provided with steering order and destination address further comprises according to described console controller:
High position according to described physical address is described from the module assignment address area, and is different from the different address area of module assignment;
Destination address and corresponding corresponding relation from the module controls instruction in the described address area are set.
4, the control method of principal and subordinate's intermodule as claimed in claim 1 or 2 is characterized in that, described primary module is handed down to the destination address of instruction and describedly further comprises from module by address wire,
The destination address that described primary module is resolved described instruction obtains from module I D;
Described primary module is handed down to described destination address corresponding to module according to described from module I D by address wire.
5, the control method of principal and subordinate's intermodule as claimed in claim 1 or 2 is characterized in that, is handed down to the destination address of instruction described after module, further comprising the steps of by address wire at described primary module:
Describedly the destination address that described primary module sends is deciphered controlled instruction from module;
Describedly operate according to described steering order from module.
6, as the control method of principal and subordinate's intermodule as described in the claim 3, it is characterized in that the destination address that described primary module is resolved described instruction obtains specifically comprising from module I D:
The high position that described primary module is resolved described destination address obtains described from module I D.
7, the control method of principal and subordinate's intermodule according to claim 1 is characterized in that, described primary module and described be programmable logic device (PLD) from module.
8, a kind of main frame, it is characterized in that comprise console controller, primary module and at least one from module, described primary module links to each other from module with described with described console controller respectively, described console controller issues steering order to described from module by described primary module
Described console controller is used for selecting describedly to send instructions under the corresponding destination address of the steering order of module with being handed down to according to described corresponding relation;
Described primary module is used to receive the instruction that described console controller issues, and is handed down to the destination address of described instruction described from module by address wire;
Describedly the destination address that described primary module sends is deciphered from module, controlled instruction, and operate according to described steering order.
9, as main frame as described in the claim 8, it is characterized in that, at least described console controller and describedly include corresponding relation from module and preserve submodule, be used to preserve the corresponding relation of described steering order and described destination address, described corresponding relation is that the physical address setting that described primary module distributes obtains according to described console controller.
10, as main frame as described in claim 8 or 9, it is characterized in that described primary module comprises that destination address analyzing sub-module and destination address issue submodule,
Described destination address analyzing sub-module, the destination address that is used to resolve the instruction that described console controller issues obtains from module I D;
Described destination address issues submodule, is used for being handed down to described destination address corresponding to module by address wire according to what described destination address analyzing sub-module was resolved from module I D.
11, as main frame as described in claim 8 or 9, it is characterized in that, describedly comprise decoding submodule and instruction implementation sub-module from module,
Described decoding submodule is used for the destination address that described primary module sends is deciphered controlled instruction;
Described instruction implementation sub-module is used for operating according to the described steering order that described decoding submodule obtains.
12, as main frame as described in the claim 8, it is characterized in that, described primary module and described be programmable logic device (PLD) from module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101428967A CN100530156C (en) | 2007-08-03 | 2007-08-03 | Control method and device between master-salve module |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2007101428967A CN100530156C (en) | 2007-08-03 | 2007-08-03 | Control method and device between master-salve module |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101082896A true CN101082896A (en) | 2007-12-05 |
| CN100530156C CN100530156C (en) | 2009-08-19 |
Family
ID=38912473
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2007101428967A Active CN100530156C (en) | 2007-08-03 | 2007-08-03 | Control method and device between master-salve module |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN100530156C (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102147778A (en) * | 2010-02-05 | 2011-08-10 | 杭州华三通信技术有限公司 | Data transmission system based on half-duplex serial bus and transmission control method |
| CN103530211A (en) * | 2013-10-12 | 2014-01-22 | 江苏华丽网络工程有限公司 | PCIE loop back self-test method based on UVM platform |
| CN104142905A (en) * | 2014-07-31 | 2014-11-12 | 深圳市共进电子股份有限公司 | Method and device for extending inter-integrated circuit (IIC) |
| CN106354041A (en) * | 2016-10-24 | 2017-01-25 | 上海革创电子科技有限公司 | Automatic industrial cascaded multi-node control system of non-full-code parallel bus |
| CN109920388A (en) * | 2019-04-11 | 2019-06-21 | 深圳市华星光电技术有限公司 | Display panel driving system |
| CN110764444A (en) * | 2019-10-10 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Control system, switch, and method for controlling execution device |
| CN111240863A (en) * | 2020-01-10 | 2020-06-05 | 无锡华云数据技术服务有限公司 | Data communication method, device, micro front-end system and storage medium |
| CN111679623A (en) * | 2020-06-11 | 2020-09-18 | 北京裹裹科技有限责任公司 | Communication method, device, terminal, programmable logic controller and medium |
| CN112462672A (en) * | 2020-12-03 | 2021-03-09 | 深圳市童心网络有限公司 | Building block steering engine control system based on bus technology and control method thereof |
-
2007
- 2007-08-03 CN CNB2007101428967A patent/CN100530156C/en active Active
Cited By (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102147778A (en) * | 2010-02-05 | 2011-08-10 | 杭州华三通信技术有限公司 | Data transmission system based on half-duplex serial bus and transmission control method |
| CN103530211A (en) * | 2013-10-12 | 2014-01-22 | 江苏华丽网络工程有限公司 | PCIE loop back self-test method based on UVM platform |
| CN103530211B (en) * | 2013-10-12 | 2017-10-03 | 丁贤根 | A kind of method of the PCIE winding Autonomous tests based on UVM platforms |
| CN104142905A (en) * | 2014-07-31 | 2014-11-12 | 深圳市共进电子股份有限公司 | Method and device for extending inter-integrated circuit (IIC) |
| CN104142905B (en) * | 2014-07-31 | 2017-04-19 | 深圳市共进电子股份有限公司 | Method and device for extending inter-integrated circuit (IIC) |
| CN106354041A (en) * | 2016-10-24 | 2017-01-25 | 上海革创电子科技有限公司 | Automatic industrial cascaded multi-node control system of non-full-code parallel bus |
| CN106354041B (en) * | 2016-10-24 | 2018-08-28 | 上海革创电子科技有限公司 | A kind of tandem type multinode industrial automation control system of non-all-key parallel bus |
| CN109920388B (en) * | 2019-04-11 | 2021-01-15 | 深圳市华星光电技术有限公司 | Display panel driving system |
| CN109920388A (en) * | 2019-04-11 | 2019-06-21 | 深圳市华星光电技术有限公司 | Display panel driving system |
| CN110764444A (en) * | 2019-10-10 | 2020-02-07 | 苏州浪潮智能科技有限公司 | Control system, switch, and method for controlling execution device |
| US11650950B2 (en) | 2019-10-10 | 2023-05-16 | Inspur Suzhou Intelligent Technology Co., Ltd. | Control system, switch, and method for controlling execution device |
| CN111240863A (en) * | 2020-01-10 | 2020-06-05 | 无锡华云数据技术服务有限公司 | Data communication method, device, micro front-end system and storage medium |
| CN111240863B (en) * | 2020-01-10 | 2024-02-06 | 无锡华云数据技术服务有限公司 | Data communication method, device, micro front-end system and storage medium |
| CN111679623A (en) * | 2020-06-11 | 2020-09-18 | 北京裹裹科技有限责任公司 | Communication method, device, terminal, programmable logic controller and medium |
| CN111679623B (en) * | 2020-06-11 | 2022-08-09 | 北京裹裹科技有限责任公司 | Communication method, device, terminal, programmable logic controller and medium |
| CN112462672A (en) * | 2020-12-03 | 2021-03-09 | 深圳市童心网络有限公司 | Building block steering engine control system based on bus technology and control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN100530156C (en) | 2009-08-19 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100530156C (en) | Control method and device between master-salve module | |
| US7565470B2 (en) | Serial bus device with address assignment by master device | |
| CN101571842B (en) | PCI integrated circuit board device used for ARINC429 communication | |
| CN103490966A (en) | Dual-redundancy CAN bus data receiving and processing method | |
| CN202084028U (en) | Modularized multi-serial port expanding device | |
| US10198396B2 (en) | Master control board that switches transmission channel to local commissioning serial port of the master control board | |
| CN103248526A (en) | Communication equipment and method for achieving out-of-band monitoring and management, and master-slave switching method | |
| CN103840993A (en) | Dual-redundancy CAN bus data transmission method | |
| CN103814367A (en) | Communications assembly comprising multi-channel logic communication via physical transmission path, for serial interchip data transmission | |
| CN105068955A (en) | Local bus structure and data interaction method | |
| CN101295283A (en) | Bus device and data transmission method thereof | |
| CN106874228A (en) | Based on I2Communication means between the controller and communication means, multi-controller of C buses | |
| CA2156656C (en) | An improved digital communication i/o port | |
| CN104464617A (en) | Parallel display system and display devices thereof | |
| US20180331848A1 (en) | Automation System and Method for Operation of the System | |
| CN101127642B (en) | Serial interface management device and method for communication system devices | |
| CN205788168U (en) | Master-slave mode serial equipment hub | |
| CN106559299A (en) | Serial communication device, serial communication system and serial communication method | |
| CN104836710A (en) | Method and apparatus based on one-master with multi-slaves communication of distributed system | |
| CN205249496U (en) | Wireless communication terminal | |
| CN201698420U (en) | Small-sized pluggable optical receiving-sending module control device based on I2C bus | |
| CN102087509B (en) | Integrated circuit and control method thereof | |
| JP4346539B2 (en) | Control device | |
| CN213690598U (en) | Multi-channel serial communication system based on multi-channel analog switch | |
| CN102301649B (en) | Protection switching device and method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address | ||
| CP03 | Change of name, title or address |
Address after: 310052 Binjiang District Changhe Road, Zhejiang, China, No. 466, No. Patentee after: Xinhua three Technology Co., Ltd. Address before: 310053 Hangzhou hi tech Industrial Development Zone, Zhejiang province science and Technology Industrial Park, No. 310 and No. six road, HUAWEI, Hangzhou production base Patentee before: Huasan Communication Technology Co., Ltd. |